A LINK REMOVAL METHODOLOGY FOR NETWORKS-ON-CHIP ON RECONFIGURABLE SYSTEMS

被引：0

作者：

Wang, Daihan ^{[1
]}

Matsutani, Hiroki ^{[1
]}

Amano, Hideharu ^{[1
]}

Koibuchi, Michihiro ^{[2
]}

机构：

[1] Keio Univ, Yokohama, Kanagawa 223, Japan

[2] Natl Inst Informat, Tokyo, Japan

来源：

2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2 | 2008年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

While the regular 2-D mesh topology has been utilized for most of Net-work-on-Chips (NoCs) on FPGAs, spatially biased traffic in some applications make some customization method feasible. A link removal strategy that customizes the router in NoC is proposed for reconfigurable systems in order to minimize required hardware amount. Based on the pre-analyzed traffic information, links on which the communication amount is small are removed to reduce the hardware cost with enough performance being kept. Two policies are proposed to avoid deadlocks and better performance can be achieved compared with up*/down* routing on the irregular topology with links removed. In the image recognition application susan, the proposed method can save 30% of the hardware amount without performance degradation.

引用

页码：269 / +

页数：2

共 50 条

[31] Dynamically Reconfigurable Architecture for Fault-tolerant 2D Networks-on-Chip
Bahrebar, Poona
Jalalvand, Azarakhsh
Stroobandt, Dirk
2017 26TH INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND NETWORKS (ICCCN 2017), 2017,
[32] Design and implementation of reconfigurable FIFOs for Voltage/Frequency Island-based Networks-on-Chip
Rahmani, Amir-Mohammad
Liljeberg, Pasi
Plosila, Juha
Tenhunen, Hannu
MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (4-5) : 432 - 445
[33] Approximate Wireless Networks-on-Chip
Ascia, Giuseppe
Catania, Vincenzo
Monteleone, Salvatore
Palesi, Maurizio
Patti, Davide
Jose, John
2018 XXXIII CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2018,
[34] Communication models in networks-on-chip
Carara, Everton
Mello, Aline
Moraes, Fernando
RSP 2007: 18TH IEEE/IFIP INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2007, : 57 - +
[35] On the Capacity of Bufferless Networks-on-Chip
Shpiner, Alexander
Kantor, Erez
Li, Pu
Cidon, Israel
Keslassy, Isaac
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2015, 26 (02) : 492 - 506
[36] On the Capacity of Bufferless Networks-on-Chip
Shpiner, Alexander
Kantor, Erez
Li, Pu
Cidon, Israel
Keslassy, Isaac
2012 50TH ANNUAL ALLERTON CONFERENCE ON COMMUNICATION, CONTROL, AND COMPUTING (ALLERTON), 2012, : 770 - 777
[37] Asynchronous design of networks-on-chip
Sparso, Jens
2007 NORCHIP, 2007, : 225 - 228
[38] Statistical Approach to Networks-on-Chip
Cohen, Itamar
Rottenstreich, Ori
Keslassy, Isaac
IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (06) : 748 - 761
[39] PowerMax: An Automated Methodology for Generating Peak-Power Traffic in Networks-on-Chip
Seitanidis, Ioannis
Nicopoulos, Chrysostomos
Dimitrakopoulos, Giorgos
2016 TENTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2016,
[40] A reconfigurable and adaptive routing method for fault-tolerant mesh-based networks-on-chip
Valinataj, Mojtaba
Mohammadi, Siamak
Plosila, Juha
Liljeberg, Pasi
Tenhunen, Hannu
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2011, 65 (07) : 630 - 640

← 1 2 3 4 5 →