A LINK REMOVAL METHODOLOGY FOR NETWORKS-ON-CHIP ON RECONFIGURABLE SYSTEMS

被引：0

作者：

Wang, Daihan ^{[1
]}

Matsutani, Hiroki ^{[1
]}

Amano, Hideharu ^{[1
]}

Koibuchi, Michihiro ^{[2
]}

机构：

[1] Keio Univ, Yokohama, Kanagawa 223, Japan

[2] Natl Inst Informat, Tokyo, Japan

来源：

2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2 | 2008年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

While the regular 2-D mesh topology has been utilized for most of Net-work-on-Chips (NoCs) on FPGAs, spatially biased traffic in some applications make some customization method feasible. A link removal strategy that customizes the router in NoC is proposed for reconfigurable systems in order to minimize required hardware amount. Based on the pre-analyzed traffic information, links on which the communication amount is small are removed to reduce the hardware cost with enough performance being kept. Two policies are proposed to avoid deadlocks and better performance can be achieved compared with up*/down* routing on the irregular topology with links removed. In the image recognition application susan, the proposed method can save 30% of the hardware amount without performance degradation.

引用

页码：269 / +

页数：2

共 50 条

[41] Thermal management in 3d networks-on-chip using dynamic link sharing
Keramati, Mahsa
Modarressi, Mehdi
Rezaei, Seyed Hossein Seyedahaei
MICROPROCESSORS AND MICROSYSTEMS, 2017, 52 : 69 - 79
[42] Capturing Topology-Level Implications of Link Synthesis Techniques for Nanoscale Networks-on-Chip
Ludovici, Daniele
Gaydadjiev, Georgi N.
Bertozzi, Davide
Benini, Luca
GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 125 - 128
[43] Self-calibrating networks-on-chip
Worm, F
Thiran, P
de Micheli, G
Ienne, P
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2361 - 2364
[44] Network Adapter for Secure Networks-on-Chip
Haase, Julian
Volkens, Nico
Goehringer, Diana
2024 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS, IPDPSW 2024, 2024, : 192 - 192
[45] An Intelligent Deflection Router for Networks-on-Chip
Radetzki, Martin
Kohler, Adan
PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON INTELLIGENT SOLUTIONS IN EMBEDDED SYSTEMS, 2009, : 57 - 62
[46] A Low-Swing Crossbar and Link Generator for Low-Power Networks-on-Chip
Chen, Chia-Hsin Owen
Park, Sunghyun
Krishna, Tushar
Peh, Li-Shiuan
2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2011, : 779 - 786
[47] Adaptive and Reconfigurable Fault-tolerant Routing Method for 2D Networks-on-Chip
Bahrebar, Poona
Stroobandt, Dirk
2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2014,
[48] Methods for Fault Tolerance in Networks-on-Chip
Radetzki, Martin
Feng, Chaochao
Zhao, Xueqian
Jantsch, Axel
ACM COMPUTING SURVEYS, 2013, 46 (01)
[49] Secure memory accesses on Networks-on-Chip
Fiorin, Leandro
Palermo, Gianluca
Lukovic, Slobodan
Catalano, Valerio
Silvano, Cristina
IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (09) : 1216 - 1229
[50] Shenjing: A low power reconfigurable neuromorphic accelerator with partial-sum and spike networks-on-chip
Wang, Bo
Zhou, Jun
Wong, Weng-Fai
Peh, Li-Shiuan
PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 240 - 245

← 1 2 3 4 5 →