A reconfigurable and adaptive routing method for fault-tolerant mesh-based networks-on-chip

被引:32
|
作者
Valinataj, Mojtaba [1 ]
Mohammadi, Siamak [1 ]
Plosila, Juha [2 ]
Liljeberg, Pasi [2 ]
Tenhunen, Hannu [2 ]
机构
[1] Univ Tehran, Sch Elect & Comp Engn, Tehran 14395515, Iran
[2] Univ Turku, Dept Informat Technol, Turku 20014, Finland
关键词
Network-on-Chip; Fault tolerance; Routing algorithm; Reconfiguration; Congestion; ALGORITHM;
D O I
10.1016/j.aeue.2010.09.002
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High reliability against undesirable effects is one of the key objectives in the design of on-chip networks. This paper presents a very low cost fault-tolerant routing method to tolerate faulty links and routers in mesh-based Networks-on-Chip. This new algorithm can be dynamically reconfigured to support irregular topologies caused by faulty components in a mesh network. In addition, it is a distributed, adaptive and congestion-aware routing algorithm where only two virtual channels are used for both adaptiveness and fault-tolerance. The proposed routing method has a multi-level fault-tolerance capability and therefore it is capable to tolerate more faulty components in more complicated faulty situations with additional hardware costs. The network performance, fault-tolerance capability and hardware overhead are evaluated through appropriate simulations and syntheses. The experimental results show that the overall reliability of a Network-on-Chip is significantly enhanced against multiple component failures with only a small hardware overhead. (C) 2010 Elsevier GmbH. All rights reserved.
引用
下载
收藏
页码:630 / 640
页数:11
相关论文
共 50 条
  • [1] Adaptive and Reconfigurable Fault-tolerant Routing Method for 2D Networks-on-Chip
    Bahrebar, Poona
    Stroobandt, Dirk
    2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2014,
  • [2] Fault-tolerant routing approach for reconfigurable networks-on-chip
    Rantala, Pekka
    Lehtonen, Teijo
    Isoaho, Jouni
    Plosila, Juha
    2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2006, : 107 - +
  • [3] Fault-Tolerant Routing Methodology for Networks-on-Chip
    Savva, S.
    2017 27TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2017,
  • [4] Adaptive Multicast Routing Method for 3D Mesh-based Networks-on-Chip
    Bahrebar, Poona
    Jalalvand, Azarakhsh
    Stroobandt, Dirk
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 70 - 75
  • [5] Reconfigurable fault tolerant routing for networks-on-chip with logical hierarchy
    Schley, Gert
    Ahmed, Ibrahim
    Afzal, Muhammad
    Radetzki, Martin
    COMPUTERS & ELECTRICAL ENGINEERING, 2016, 51 : 195 - 206
  • [6] Fault Tolerant Distributed Routing Algorithms for Mesh Networks-on-Chip
    Lehtonen, Teijo
    Liljeberg, Pasi
    Plosila, Juha
    ISSCS 2009: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS,, 2009, : 149 - +
  • [7] Graceful Fault-tolerant On-chip Spike Routing Algorithm for Mesh-based Spiking Neural Networks
    Vu, The H.
    Murakami, Yuji
    Ben Abdallah, Abderazek
    2019 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT AUTONOMOUS SYSTEMS (ICOIAS 2019), 2019, : 76 - 80
  • [8] An adaptive partition-based multicast routing scheme for mesh-based Networks-on-Chip
    Wang, Zheng
    Gu, Huaxi
    Yang, Yintang
    Zhang, Haibo
    Chen, Yawen
    COMPUTERS & ELECTRICAL ENGINEERING, 2016, 51 : 235 - 251
  • [9] Double Stairs: A Fault-Tolerant Routing Algorithm for Networks-on-Chip
    Fakhrali, Saleh
    Zarandi, Hamid R.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (06)
  • [10] Low cost fault-tolerant routing algorithm for Networks-on-Chip
    Liu, Junxiu
    Harkin, Jim
    Li, Yuhua
    Maguire, Liam
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (06) : 358 - 372