Low cost fault-tolerant routing algorithm for Networks-on-Chip

被引:45
|
作者
Liu, Junxiu [1 ]
Harkin, Jim [1 ]
Li, Yuhua [2 ]
Maguire, Liam [1 ]
机构
[1] Univ Ulster, Sch Comp & Intelligent Syst, Derry, North Ireland
[2] Univ Salford, Sch Comp Sci & Engn, Manchester, Lancs, England
关键词
Networks-on-Chip; Adaptive routing; Fault tolerance; Scalability; Hardware reliability; AWARE; ROUTER; NOC;
D O I
10.1016/j.micpro.2015.06.002
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A novel adaptive routing algorithm - Efficient Dynamic Adaptive Routing (EDAR) is proposed to provide a fault-tolerant capability for Networks-on-Chip (NoC) via an efficient routing path selection mechanism. It is based on a weighted path selection strategy, which exploits the status of real-time NoC traffic made available via monitor modules. The key performance goal is to maintain throughput under congested and faulty conditions via effective routing path decisions. In the proposed EDAR, port weights are calculated in real-time according to the channel status - Idle/Busy/Congested/Faulty, and the port with the lowest weighting is ranked as the near-optimal route to forward packets. This mechanism enables the router to bypass congested ports and tolerate faulty ports. To assess the latency and throughput of the proposed routing algorithm, several traffic patterns for both fault-free and faulty NoCs were evaluated. Results show that EDAR can achieve higher throughput compared to other state of the art routing algorithms under various traffic patterns and levels of injected faults. In addition, the hardware area overhead for EDAR is demonstrated to have a reasonably low cost which maintains scalability for large NoC implementations. (C) 2015 Elsevier B.V. All rights reserved.
引用
收藏
页码:358 / 372
页数:15
相关论文
共 50 条
  • [1] Double Stairs: A Fault-Tolerant Routing Algorithm for Networks-on-Chip
    Fakhrali, Saleh
    Zarandi, Hamid R.
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (06)
  • [2] Fault-Tolerant Routing Methodology for Networks-on-Chip
    Savva, S.
    [J]. 2017 27TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2017,
  • [3] A Fault-Tolerant and Congestion-Aware Routing Algorithm for Networks-on-Chip
    Valinataj, Mojtaba
    Mohammadi, Siamak
    Plosila, Juha
    Liljeberg, Pasi
    [J]. PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 139 - 144
  • [4] Fault-tolerant routing approach for reconfigurable networks-on-chip
    Rantala, Pekka
    Lehtonen, Teijo
    Isoaho, Jouni
    Plosila, Juha
    [J]. 2006 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2006, : 107 - +
  • [5] Dynamic fault-tolerant routing algorithm for networks-on-chip based on localised detouring paths
    Vitkovskiy, Arseniy
    Soteriou, Vassos
    Nicopoulos, Chrysostomos
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2013, 7 (02): : 93 - 103
  • [6] MUGEN: A High-Performance Fault-Tolerant Routing Algorithm for Unreliable Networks-on-Chip
    Charif, Amir
    Zergainoh, Nacer-Eddine
    Nicolaidis, Michael
    [J]. 2015 IEEE 21ST INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2015, : 71 - 76
  • [7] A New Scalable Fault Tolerant Routing Algorithm for Networks-on-Chip
    Kia, Hamed Sajjadi
    Ababei, Cristinel
    Srinivasan, Sudarshan
    Jabeen, Shaista
    [J]. 2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
  • [8] A new Fault-tolerant and Congestion-aware Adaptive Routing Algorithm for Regular Networks-on-Chip
    Kia, Hamed S.
    Ababei, Cristinel
    [J]. 2011 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2011, : 2465 - 2472
  • [9] Fault-Tolerant Routing in Networks-on-Chip Using Self-Organizing Routing Algorithms
    Romanov, Aleksandr
    Myachin, Nikolay
    Sukhov, Andrei
    [J]. IECON 2021 - 47TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2021,
  • [10] Design of Fault-Tolerant and Reliable Networks-on-Chip
    Wang, Junshi
    Ebrahimi, Masoumeh
    Huang, Letian
    Jantsch, Axel
    Li, Guangjun
    [J]. 2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 545 - 550