DESIGN AND ANALYSIS OF A LOW POWER CONSUMPTION HIGH SPEED FREQUENCY DIVIDER BY 2/3

被引：0

作者：

Murtaza, Cristian ^{[1
]}

Cojan, Radu Adrian ^{[1
]}

机构：

[1] Infineon Technol Romania SCS, Cluj Napoca, Romania

来源：

2010 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), VOLS 1 AND 2 | 2010年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the design and performances of two high speed high frequency dividers in a standard 60 nm RF technology. The dividers are part of a wireless receiver using a synthesizer with a reference frequency of 26 MHz and a voltage controlled oscillator with an output frequency of 6 GHz. The input operating frequency range of the dividers is 2-8 GHz. The minimum input voltage range is 250mV peak-to-peak and the power consumption of each divider is less than 0.4mW for a 1.3-V power supply.

引用

页码：449 / 452

页数：4

共 50 条

[31] Analysis and Design of High-Efficient High-Power Spatial Power Divider
Wang, Minxing
Wu, Zewei
Liao, Xiaoyi
Li, Fujia
Pu, Youlei
Wang, Jianxun
Luo, Yong
IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, 2023, 71 (07) : 6006 - 6013
[32] A design methodology for high-speed low-power mcml frequency dividers
Alioto, Massimo
Mita, Rosario
Palumbo, Gaetano
2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 1308 - +
[33] A High Speed Low Power 4:2 Compressor Cell Design
Chang, Peng
Ahmadi, Majid
ISSCS 2009: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS,, 2009, : 157 - 160
[34] A WIDE BAND AND HIGH-SPEED FREQUENCY DIVIDER
Yang, Jiansheng
Shi, Jiangyi
Ma, Peijun
Zhang, Shanshan
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[35] Design of Unequal Power Divider With High Dividing Ratio And Tunable Operating Frequency
Ye, Xiutiao
Cui, Can
Li, Wentao
Shi, Xiaowei
2017 IEEE SIXTH ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION (APCAP), 2017,
[36] HIGH-SPEED PROGRAMMABLE FREQUENCY-DIVIDER
POTALUI, VP
SEMANOV, BA
INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1987, 30 (03) : 593 - 594
[37] A Novel 8.4 GHz, High Speed and Low Power Design of Programmable Divider in 180nm CMOS Technology
Purohit, Smita
Nirmal, Uma
2019 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT COMMUNICATION AND COMPUTATIONAL TECHNIQUES (ICCT), 2019, : 192 - 195
[38] Low Power Consumption and High-Speed Ge Receivers
Virot, L.
Benedikovic, D.
Szelag, B.
Alonso-Ramos, C.
Hartmann, J. M.
Crozat, P.
Cassan, E.
Marris-Morini, D.
Baudot, C.
Boeuf, F.
Fedeli, J. M.
Kopp, C.
Vivien, L.
2017 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2017,
[39] Design of a high speed, low latency and low power consumption DRAM using two-transistor cell
Chegeni, Amin
Hadidi, Khayrollah
Khoei, Abdollah
2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 1167 - 1170
[40] Analysis and design of low power wideband programmable frequency divider in 0.13-μm SiGe BiCMOS technology
Cheng, Guoxiao
Li, Zhiqun
Wu, Wen
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2021, 138

← 1 2 3 4 5 →