Escape Routing for Staggered-Pin-Array PCBs

被引：14
|
作者：
Ho, Yuan-Kai [1 ]
Lee, Hsu-Chieh [1 ]
Chang, Yao-Wen [1 ,2 ,3 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
[3] Acad Sinica, Res Ctr Informat Technol Innovat, Taipei 115, Taiwan
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2013年 / 32卷 / 09期
关键词：
Linear programming; physical design; printed circuit board; routing; ALGORITHMS;
D O I：
10.1109/TCAD.2013.2259539
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
To accommodate the ever-growing pin number of complex printed circuit board (PCB) designs, the staggered pin array is introduced for modern designs with higher pin density. However, the escape routing for staggered pin arrays, which is a key component of PCB routing, is significantly different from that for grid arrays. This paper presents a routing algorithm for the escape routing for staggered-pin-array PCBs. We first analyze the properties of staggered pin arrays, and propose an orthogonal-side wiring style that fully utilizes the routing resource of the staggered pin array. A linear programming/integer linear programming-based algorithm is presented to solve the staggered-pin-array escape routing problem. Experimental results show that our approach successfully routes all test cases efficiently and effectively.
引用
收藏
页码：1347 / 1356
页数：10
相关论文
共 50 条
  • [21] A REVIEW OF STAGGERED ARRAY PIN FIN HEAT-TRANSFER FOR TURBINE COOLING APPLICATIONS
    ARMSTRONG, J
    WINSTANLEY, D
    JOURNAL OF TURBOMACHINERY-TRANSACTIONS OF THE ASME, 1988, 110 (01): : 94 - 103
  • [22] Escape routing design to reduce the number of layers in area array packaging
    Horiuchi, M
    Yoda, E
    Takeuchi, Y
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (04): : 686 - 691
  • [23] Efficient escape routing for hexagonal array of high density I/Os
    Shi, Rui
    Cheng, Chung-Kuan
    43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 1003 - +
  • [24] AN EXPERIMENTAL INVESTIGATION OF HEAT TRANSFER FOR SUPERCRITICAL CARBON DIOXIDE COOLING IN A STAGGERED PIN FIN ARRAY
    Wardell, Ryan J.
    Richardson, John
    Otto, Marcel
    Smith, Matthew
    Fernandez, Erik
    Kapat, Jayanta
    PROCEEDINGS OF ASME TURBO EXPO 2023: TURBOMACHINERY TECHNICAL CONFERENCE AND EXPOSITION, GT2023, VOL 12, 2023,
  • [25] Experimental and numerical study on convective boiling in a staggered array of micro pin-fin microgap
    Chien, Liang-Han
    Cheng, Yi-Ting
    Lai, Ying-Liang
    Yan, Wei-Mon
    Ghalambaz, Mohammad
    INTERNATIONAL JOURNAL OF HEAT AND MASS TRANSFER, 2020, 149 (149)
  • [26] Escape Routing in Modern Area Array Packaging: An Analysis of Need, Trend, and Capability
    Jaiswal, Bhanu
    Roy, Mihir K.
    Titus, Albert H.
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (01): : 13 - 18
  • [27] A Numerical Study of Heat Transfer and Fluid Flow in a Channel with an Array of Pin Fins in Aligned and Staggered Configurations
    Issa, Johnny
    Saliba, Najib
    El Cheikh, Amina
    PROCEEDINGS OF THE 17TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2018), 2018, : 513 - 520
  • [28] Experimental study of saturated flow boiling heat transfer in an array of staggered micro-pin-fins
    Qu, Weilin
    Siu-Ho, Abel
    INTERNATIONAL JOURNAL OF HEAT AND MASS TRANSFER, 2009, 52 (7-8) : 1853 - 1863
  • [29] Determination of optimal row spacing for a staggered cross-pin array in a turbine blade cooling passage
    Donahoo, EE
    Camci, C
    Kulkarni, AK
    Belegundu, AD
    JOURNAL OF ENHANCED HEAT TRANSFER, 2001, 8 (01) : 41 - +
  • [30] Treatment of staggered mesh for BWR pin-by-pin core analysis
    Physics and Energy Engineering, Department of Materials, Graduate School of Engineering, Nagoya University, Furo-cho, Chikusa-ku, Nagoya 464-8603, Japan
    J Nucl Sci Technol, 2 (163-174):
12345