Escape Routing for Staggered-Pin-Array PCBs

被引：14
|
作者：
Ho, Yuan-Kai [1 ]
Lee, Hsu-Chieh [1 ]
Chang, Yao-Wen [1 ,2 ,3 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
[3] Acad Sinica, Res Ctr Informat Technol Innovat, Taipei 115, Taiwan
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 2013年 / 32卷 / 09期
关键词：
Linear programming; physical design; printed circuit board; routing; ALGORITHMS;
D O I：
10.1109/TCAD.2013.2259539
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
To accommodate the ever-growing pin number of complex printed circuit board (PCB) designs, the staggered pin array is introduced for modern designs with higher pin density. However, the escape routing for staggered pin arrays, which is a key component of PCB routing, is significantly different from that for grid arrays. This paper presents a routing algorithm for the escape routing for staggered-pin-array PCBs. We first analyze the properties of staggered pin arrays, and propose an orthogonal-side wiring style that fully utilizes the routing resource of the staggered pin array. A linear programming/integer linear programming-based algorithm is presented to solve the staggered-pin-array escape routing problem. Experimental results show that our approach successfully routes all test cases efficiently and effectively.
引用
收藏
页码：1347 / 1356
页数：10
相关论文
共 50 条
  • [41] A new modified staggered array undulator
    Chen, Lijun
    Jia, Qika
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2019, 927 : 419 - 423
  • [42] A GdBCO bulk staggered array undulator
    Calvi, M.
    Ainslie, M. D.
    Dennis, A.
    Durrell, J. H.
    Hellmann, S.
    Kittel, C.
    Moseley, D. A.
    Schmidt, T.
    Shi, Y.
    Zhang, K.
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2020, 33 (01):
  • [43] Second level interconnect reliability of reworked packages and routing evaluation for high I/O staggered array BGA packages
    Satagopan, SS
    Hayes, S
    Srivastava, R
    SMTA INTERNATIONAL PROCEEDINGS OF THE TECHNICAL PROGRAM, 1999, : 237 - 240
  • [44] Performance analysis of rectangular ducts with staggered square pin fins
    Sara, ON
    ENERGY CONVERSION AND MANAGEMENT, 2003, 44 (11) : 1787 - 1803
  • [45] PIN GRID ARRAY SOCKETS
    SCHNEUWLY, R
    HASLER REVIEW, 1984, 17 (02): : 47 - 49
  • [46] Multiobjective optimization of staggered elliptical pin-fin arrays
    Li, Ping
    Kim, Kwang-Yong
    NUMERICAL HEAT TRANSFER PART A-APPLICATIONS, 2008, 53 (04) : 418 - 431
  • [47] Thermofluid analysis of staggered and inline pin fin heat sinks
    Dvinsky, A
    Bar-Cohen, A
    Strelets, M
    ITHERM 2000: SEVENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOL I, PROCEEDINGS, 2000, : 157 - 164
  • [48] INVESTIGATION OF ENDWALL HEAT TRANSFER IN STAGGERED PIN FIN ARRAYS
    Otto, Marcel
    Gupta, Gaurav
    Tran, Patrick
    Ghosh, Shinjan
    Kapat, Jayanta
    PROCEEDINGS OF THE ASME TURBO EXPO: TURBOMACHINERY TECHNICAL CONFERENCE AND EXPOSITION, VOL 7A, 2020,
  • [49] Investigation of Endwall Heat Transfer in Staggered Pin Fin Arrays
    Otto, Marcel
    Gupta, Gaurav
    Tran, Patrick K.
    Ghosh, Shinjan
    Kapat, Jayanta S.
    JOURNAL OF TURBOMACHINERY-TRANSACTIONS OF THE ASME, 2021, 143 (02):
  • [50] An algorithm for simultaneous pin assignment and routing
    Xiang, H
    Tang, XP
    Wong, DF
    ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 232 - 238
12345