An algorithm for simultaneous pin assignment and routing

被引:5
|
作者
Xiang, H [1 ]
Tang, XP [1 ]
Wong, DF [1 ]
机构
[1] Univ Texas, Austin, TX 78712 USA
关键词
D O I
10.1109/ICCAD.2001.968623
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Macro-block pin assignment and routing are important tasks in physical design planning. Existing algorithms for these problems can be classified into two categories: 1) a two-step approach where pin assignment is followed by routing, and 2) a net-by-net approach where pin assignment and routing for a single net are performed simultaneously. None of the existing algorithms is "exact" in the sense that the algorithm may fail to route all nets even though a feasible solution exists. This remains to be true even if only 2-pin nets between two blocks are concerned. In this paper, we present the first polynomial-time exact algorithm for simultaneous pin assignment and routing for 2-pin nets from one block (source block) to all other blocks. In addition to finding a feasible solution whenever one exists, it guarantees to find a pin-assignment/routing solution with minimum cost alpha (.) W + beta (.) V, where W is the total wirelength and V is the total number of vias. Our algorithm has various applications: 1) It is suitable in ECO (Engineering Change Order) situations where a designer wants to incrementally modify the existing solution instead of redoing everything after a design change. 2) Given any pin assignment and routing solution obtained by any existing method, our algorithm can be used to increase the number of routed nets and reduce the routing cost. Furthermore, it provides an efficient algorithm for the pin assignment and routing problem of all blocks. The method is applicable to both global and detailed routing with arbitrary routing obstacles on multiple layers. Experimental results demonstrate its efficiency and effectiveness.
引用
收藏
页码:232 / 238
页数:7
相关论文
共 50 条
  • [1] A pin assignment and global routing algorithm for floorplanning
    Shiohara, T
    Fukui, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (08) : 1725 - 1732
  • [2] Min-cost flow-based algorithm for simultaneous pin assignment and routing
    Xiang, H
    Tang, XP
    Wong, MDF
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (07) : 870 - 878
  • [3] Optimal Simultaneous Pin Assignment And Escape Routing For Dense PCBs
    Kong, Hui
    Yan, Tan
    Wong, Martin D. F.
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 271 - 276
  • [4] PIN ASSIGNMENT WITH GLOBAL ROUTING
    CONG, JS
    1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 302 - 305
  • [5] Simultaneous Escape Routing Algorithm for Large-scale Pin Arrays
    Yang, Ze
    Hu, Kunwei
    Liu, Qinghai
    Chen, Jiarui
    2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 386 - 391
  • [6] A new channel pin assignment algorithm and its application to over-the-cell routing
    Wang, TC
    Wong, DF
    Wong, CK
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1560 - 1563
  • [7] Fast congestion aware routing for pin assignment
    Prasad, Shashank
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 343 - 347
  • [8] PIN ASSIGNMENT WITH GLOBAL ROUTING FOR GENERAL CELL DESIGNS
    CONG, JS
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (11) : 1401 - 1412
  • [9] An algorithm for integrated pin assignment and buffer planning
    Xiang, H
    Tang, XP
    Wong, DF
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 584 - 589
  • [10] An algorithm for integrated pin assignment and buffer planning
    Xiang, H
    Tang, XP
    Wong, MDF
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2005, 10 (03) : 561 - 572