BHOE: Balanced Hamiltonian-Based Odd-Even Routing Algorithm for 3D Networks-on-Chip

被引：0

作者：

Huang, Hong-Yi ^{[1
]}

Dai, Jin-Dun ^{[1
]}

Zeng, Lian ^{[1
]}

Jiang, Xin ^{[1
]}

Tao, Liang ^{[1
]}

Watanabe, Takahiro ^{[1
]}

机构：

[1] Waseda Univ, Grad Sch Informat Prod & Syst, Kitakyushu, Fukuoka 8080135, Japan

来源：

INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND AUTOMATION CONTROL (ICEEAC 2017) | 2017年 / 123卷

关键词：

Network-on-Chip (NoC); Algorithm design and analysis; Turn Model;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we propose a novel deadlock-free adaptive routing algorithm for 3D NoCs. The proposed method, named Balance-HOE, is based on 2D Hamiltonian-based Odd-Even turn model. Applying well-designed turn models for different layers can achieve balanced flow with maximal degree of adaptiveness. In this paper, the basic principle of this routing algorithm is described and theoretical analysis proves its efficiency. Furthermore, simulation results show lower latency and 13% throughput improvement compared to the previous works under non-uniform traffic pattern.

引用

页码：180 / 186

页数：7

共 50 条

[21] Minimal fully adaptive fuzzy-based routing algorithm for Networks-on-Chip
Salehi, Nastaran
Khademzadeh, Ahmad
Dana, Arash
IEICE ELECTRONICS EXPRESS, 2011, 8 (13): : 1102 - 1108
[22] An Improved Minimal Multicast Routing Algorithm for Mesh-based Networks-on-Chip
Zhong, Ming
Wang, Zheng
Gu, Huaxi
Le Beux, Sebastien
2014 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATIONS AND COMPUTING (ICSPCC), 2014, : 775 - 779
[23] Pipeline-Based Interlayer Bus Structure for 3D Networks-on-Chip
Daneshtalab, Masoud
Ebrahimi, Masoumeh
Liljeberg, Pasi
Plosila, Juha
Tenhunen, Hannu
15TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2010), 2010, : 35 - 41
[24] Abetting Planned Obsolescence by Aging 3D Networks-on-Chip
Das, Sourav
Basu, Kanad
Doppa, Janardhan Rao
Pande, Partha Pratim
Karri, Ramesh
Chakrabarty, Krishnendu
2018 TWELFTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2018,
[25] PROTON plus : A Placement and Routing Tool for 3D Optical Networks-on-Chip with a Single Optical Layer
Von Beuningen, Anja
Ramini, Luca
Bertozzi, Davide
Schlichtmann, Ulf
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2016, 12 (04)
[26] The Benefits of 3D Networks-on-Chip as shown with LDPC Decoding
Mineo, Christopher
Davis, W. Rhett
2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 89 - 96
[27] A congestion-aware routing algorithm for mesh-based platform networks-on-chip
Taherkhani, N.
Akbar, R.
Safaei, F.
Moudi, M.
Microelectronics Journal, 2021, 114
[28] A congestion-aware routing algorithm for mesh-based platform networks-on-chip
Taherkhani, N.
Akbar, R.
Safaei, F.
Moudi, M.
MICROELECTRONICS JOURNAL, 2021, 114
[29] Double improved genetic algorithm and low power task mapping in 3D networks-on-chip
Zhang D.
Song G.
Lin H.
Ren S.
Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2016, 53 (04): : 921 - 931
[30] Fault-tolerant Traffic-aware Routing Algorithm for 3-D Photonic Networks-on-chip
Meyer, Michael Conrad
Wang, Yu
Watanabe, Takahiro
2019 IEEE 13TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2019), 2019, : 172 - 179

← 1 2 3 4 5 →