BHOE: Balanced Hamiltonian-Based Odd-Even Routing Algorithm for 3D Networks-on-Chip

被引：0

作者：

Huang, Hong-Yi ^{[1
]}

Dai, Jin-Dun ^{[1
]}

Zeng, Lian ^{[1
]}

Jiang, Xin ^{[1
]}

Tao, Liang ^{[1
]}

Watanabe, Takahiro ^{[1
]}

机构：

[1] Waseda Univ, Grad Sch Informat Prod & Syst, Kitakyushu, Fukuoka 8080135, Japan

来源：

INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND AUTOMATION CONTROL (ICEEAC 2017) | 2017年 / 123卷

关键词：

Network-on-Chip (NoC); Algorithm design and analysis; Turn Model;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we propose a novel deadlock-free adaptive routing algorithm for 3D NoCs. The proposed method, named Balance-HOE, is based on 2D Hamiltonian-based Odd-Even turn model. Applying well-designed turn models for different layers can achieve balanced flow with maximal degree of adaptiveness. In this paper, the basic principle of this routing algorithm is described and theoretical analysis proves its efficiency. Furthermore, simulation results show lower latency and 13% throughput improvement compared to the previous works under non-uniform traffic pattern.

引用

页码：180 / 186

页数：7

共 50 条

[31] Comparison Research between XY and Odd-Even Routing Algorithm of a 2-Dimension 3X3 Mesh Topology Network-on-Chip
Zhang, Wang
Hou, Ligang
Wang, Jinhui
Geng, Shuqin
Wu, Wuchen
PROCEEDINGS OF THE 2009 WRI GLOBAL CONGRESS ON INTELLIGENT SYSTEMS, VOL III, 2009, : 329 - 333
[32] Floorplan Based Performance Evaluation of 3D Variants of Mesh and BFT Networks-on-Chip
Halavar, Bheemappa
Talawar, Basavaraj
2018 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS (SPCOM 2018), 2018, : 282 - 286
[33] 3D Optical Networks-on-chip (NoC) for Multiprocessor Systems-on-chip (MPSoC)
Ye, Yaoyao
Duan, Lian
Xu, Jiang
Ouyang, Jin
Hung, Mo Kwai
Xie, Yuan
2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 83 - +
[34] 3D Networks-on-Chip mapping targeting minimum signal TSVs
Ding, Hui
Gu, Huaxi
Yang, Yintang
Fan, Dongrui
IEICE ELECTRONICS EXPRESS, 2013, 10 (18):
[35] Design of Application-Specific 3D Networks-on-Chip Architectures
Yan, Shan
Lin, Bill
2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 142 - 149
[36] NoCDepend: A flexible and scalable Dependability Technique for 3D Networks-on-Chip
Hollstein, Thomas
Azad, Siavoosh Payandeh
Kogge, Thilo
Ying, Haoyuan
Hofmann, Klaus
2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2015), 2015, : 75 - 78
[37] A Systematic Generation of Optimized Heterogeneous 3D Networks-on-Chip Architecture
Agyeman, Michael Opoku
Ahmadinia, Ali
2013 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), 2013, : 79 - 83
[38] A TRAFFIC-BLANCED ADAPTIVE ROUTING IN 2D TORUS BASED ON ODD-EVEN TURN MODEL
Chen, Jun
Xu, Du
Xie, Lingfu
2009 IEEE INTERNATIONAL CONFERENCE ON NETWORK INFRASTRUCTURE AND DIGITAL CONTENT, PROCEEDINGS, 2009, : 941 - 947
[39] Dynamic fault-tolerant routing algorithm for networks-on-chip based on localised detouring paths
Vitkovskiy, Arseniy
Soteriou, Vassos
Nicopoulos, Chrysostomos
IET COMPUTERS AND DIGITAL TECHNIQUES, 2013, 7 (02): : 93 - 103
[40] An Efficient Deadlock-Free Multicast Routing Algorithm for Mesh-Based Networks-on-Chip
Lee, Kuen-Jong
Chang, Chin-Yao
Yang, Hung-Yang
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,

← 1 2 3 4 5 →