Investigation on Body Potential in Cylindrical Gate-All- Around MOSFET

被引：0
|
作者：
Kessi, M. [1 ]
Benfdila, A. [1 ]
Lakhelef, A. [1 ]
Belhimer, L. [1 ]
Djouder, M. [1 ]
机构：
[1] Univ M Mammeri, Micro & Nanotechnol Res Grp MNRG, Fac Elect Engn & Comp Sci, UMMTO DZ, Tizi Ouzou 15000, Algeria
来源：
2019 IEEE 31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL 2019) | 2019年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Cylindrical gate all around (CGAA) MOSFET has been studied and the body potential has been simulated and studied. The center and surface potentials models are studied and a comparison is made between the two potential behaviours for a CGAA MOSFET. Moreover, the channel doping concentration and the band diagrams are obtained using the Finite element numerical method by solving poisson's equation in the cylindrical coordinate system.
引用
收藏
页码：213 / 216
页数：4
相关论文
共 50 条
  • [41] Design space exploration of 14nm Gate All Around MOSFET
    Alas, Rafeek
    Bailey, Kiran
    2015 Fifth International Conference on Advances in Computing and Communications (ICACC), 2015, : 469 - 472
  • [42] High threshold voltage matching performance on gate-all-around MOSFET
    Cathignol, Augustin
    Cros, Amtoine
    Harrison, Samuel
    Cerrutti, Robin
    Coronel, Philippe
    Pouydebasque, Arnaud
    ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 379 - +
  • [43] Vertical silicon-nanowire formation and gate-all-around MOSFET
    Yang, B.
    Buddharaju, K. D.
    Teo, S. H. G.
    Singh, N.
    Lo, G. Q.
    Kwong, D. L.
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (07) : 791 - 794
  • [44] Fabrication of gate-all-around MOSFET by silicon anisotropic etching technique
    Mukaiyama, T
    Saito, K
    Ishikuro, H
    Takamiya, M
    Saraya, T
    Hiramoto, T
    SOLID-STATE ELECTRONICS, 1998, 42 (7-8) : 1623 - 1626
  • [45] A complete Verilog-A Gate-All-Around junctionless MOSFET model
    Moldovan, Oana
    Lime, Francois
    Iniguez, Benjamin
    2015 CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2015,
  • [46] High threshold voltage matching performance on gate-all-around MOSFET
    Cathignol, Augustin
    Cros, Antoine
    Harrison, Samuel
    Cerrutti, Robin
    Coronel, Philippe
    Pouydebasque, Arnaud
    Rochereau, Krysten
    Skotnicki, Thomas
    Ghibaudo, Gerard
    SOLID-STATE ELECTRONICS, 2007, 51 (11-12) : 1450 - 1457
  • [47] Compact modelling for quantum confinement for InGaAs nanowire gate all around MOSFET
    Abdelmoneam, A.
    Iniguez, B.
    ELECTRONICS LETTERS, 2018, 54 (23) : 1348 - 1349
  • [48] Gate All Around MOSFET With Vacuum Gate Dielectric for Improved Hot Carrier Reliability and RF Performance
    Gautam, Rajni
    Saxena, Manoj
    Gupta, Radhey Shyam
    Gupta, Mridula
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (06) : 1820 - 1827
  • [49] Influence of Variable Binary Metal Gate Alloy on the Response Characteristics of Nanoscale Gate All Around MOSFET
    Basu, Suman
    Sarkar, Samir Kumar
    Sarkar, Subir Kumar
    ASIAN JOURNAL OF CHEMISTRY, 2013, 25 : S417 - S420
  • [50] Compact Model of Short-channel Cylindrical ballistic Gate-All-Around MOSFET Including the Source-to-drain Tunneling
    Cheng, H.
    Zhang, Z.
    Yang, Z.
    Liu, Z.
    2018 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL ENGINEERING (ICECC), 2018, 1026
12345