Characteristic comparison of connected DG FINFET, TG FINFET and Independent Gate FINFET on 32 nm technology

被引:0
|
作者
Tripathi, S. L.
Mishra, Ramanuj
Mishra, R. A.
机构
来源
2012 2ND INTERNATIONAL CONFERENCE ON POWER, CONTROL AND EMBEDDED SYSTEMS (ICPCES 2012) | 2012年
关键词
Independent gate(IG); Double gate(DG); Tri-gate(TG); Silicon-On-Insulator(SOI); Work function; Short channel effect; DIBL; Subthreshold Slope; 3-D Sentaurus TCAD tool; THRESHOLD VOLTAGE; SOI MOSFETS;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes the comparative study of different performance parameters for connected DG FINFET, tri-gate FINFET and Independent Gate FINFET. The characteristic parameters, which are drain current, threshold voltage, DIBL and Subthershold slope were evaluated with the help of 3-D TCAD Device simulator on 32nm technology. As the number of gates increases, the electrostatic control on the channel increases leading to the decrease in short channel effect. To overcome the short channel effect a suitable threshold voltage is required with the scaling trend in device dimension. The threshold voltage variation is obtained by varying metal gate work function in DG and TG FINFET while in IG FINFET the threshold voltage is varied by changing one of the gate voltage.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] FinFET and MOSFET preliminary comparison of gate oxide reliability
    Fernandez, R.
    Rodriguez, R.
    Nafria, M.
    Aymerich, X.
    Kaczer, B.
    Groeseneken, G.
    MICROELECTRONICS RELIABILITY, 2006, 46 (9-11) : 1608 - 1611
  • [22] LOW POWER ARITHMETIC CIRCUITS USING FINFET DEVICE IN 32NM TECHNOLOGY
    Kumar, V. M. Senthil
    Saravanan, S.
    IIOAB JOURNAL, 2016, 7 (09) : 764 - 776
  • [23] Comparison of RF performance between 20 nm-gate bulk and SOI FinFET
    Krivec, S.
    Prgic, H.
    Poljak, M.
    Suligoj, T.
    2014 37TH INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2014, : 45 - 50
  • [24] Comparative Study of Full Adder Circuit with 32nm MOSFET, DG-FinFET and CNTFET
    Huq, S. M. Ishraqul
    Nafreen, Maskura
    Rahman, Tasnim
    Bhadra, Sushovan
    2017 4TH INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2017, : 38 - 43
  • [25] Characterization of Single Event Transient in 14 nm FinFET Technology; [14 nm FinFET器件单粒子瞬态特性研究]
    Wang B.
    Shi Z.
    Yue H.
    Li H.
    Lu H.
    Yang B.
    Yuanzineng Kexue Jishu/Atomic Energy Science and Technology, 2021, 55 (12): : 2209 - 2215
  • [26] Design of a 32nm Independent Gate FinFET based SRAM Cell with Improved Noise Margin for Low Power Application
    Rahaman, Mirwaiz
    Mahapatra, Rajat
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
  • [27] Modeling and Detectability of Full Open Gate Defects in FinFET Technology
    Forero, Freddy
    Villacorta, Hector
    Renovell, Michel
    Champac, Victor
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (09) : 2180 - 2190
  • [28] 20nm gate bulk-FinFET SONOS flash
    Hwang, JR
    Lee, TL
    Ma, HC
    Lee, TC
    Chung, TH
    Chang, CY
    Liu, SD
    Perng, BC
    Hsu, JW
    Lee, MY
    Ting, CY
    Huang, CC
    Wang, JH
    Shieh, JH
    Yang, FL
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 161 - 164
  • [29] 14-nm FinFET Technology for Analog and RF Applications
    Singh, Jagar
    Ciavatti, J.
    Sundaram, K.
    Wong, J. S.
    Bandyopadhyay, A.
    Zhang, X.
    Li, S.
    Bellaouar, A.
    Watts, J.
    Lee, J. G.
    Samavedam, S. B.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (01) : 31 - 37
  • [30] Impact on Gate Oxide material of Inverted 'T' Junctionless FinFET at 22 nm Technology node
    Vandana, B.
    Das, J. K.
    Mohapatra, S. K.
    Jyothi, M. Sumathi
    2017 1ST INTERNATIONAL CONFERENCE ON ELECTRONICS, MATERIALS ENGINEERING & NANO-TECHNOLOGY (IEMENTECH), 2017,