Characteristic comparison of connected DG FINFET, TG FINFET and Independent Gate FINFET on 32 nm technology

被引:0
|
作者
Tripathi, S. L.
Mishra, Ramanuj
Mishra, R. A.
机构
来源
2012 2ND INTERNATIONAL CONFERENCE ON POWER, CONTROL AND EMBEDDED SYSTEMS (ICPCES 2012) | 2012年
关键词
Independent gate(IG); Double gate(DG); Tri-gate(TG); Silicon-On-Insulator(SOI); Work function; Short channel effect; DIBL; Subthreshold Slope; 3-D Sentaurus TCAD tool; THRESHOLD VOLTAGE; SOI MOSFETS;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes the comparative study of different performance parameters for connected DG FINFET, tri-gate FINFET and Independent Gate FINFET. The characteristic parameters, which are drain current, threshold voltage, DIBL and Subthershold slope were evaluated with the help of 3-D TCAD Device simulator on 32nm technology. As the number of gates increases, the electrostatic control on the channel increases leading to the decrease in short channel effect. To overcome the short channel effect a suitable threshold voltage is required with the scaling trend in device dimension. The threshold voltage variation is obtained by varying metal gate work function in DG and TG FINFET while in IG FINFET the threshold voltage is varied by changing one of the gate voltage.
引用
收藏
页数:7
相关论文
共 50 条
  • [41] Cryogenic Characterization of 16 nm FinFET Technology for Quantum Computing
    Han, Hung-Chi
    Jazaeri, Farzan
    D'Amico, Antonio
    Baschirotto, Andrea
    Charbon, Edoardo
    Enz, Christian
    ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 71 - 74
  • [42] Reliability Assessment of 10nm FinFET Process Technology
    Kim, Jin Ju
    Jin, Minjung
    Sagong, Hyunchul
    Pae, Sangwoo
    2018 25TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2018,
  • [43] Demonstration of Highly Scaled FinFET SRAM Cells with High-κ/Metal Gate and Investigation of Characteristic Variability for the 32 nm node and beyond
    Kawasaki, H.
    Khater, M.
    Guillorn, M.
    Fuller, N.
    Chang, J.
    Kanakasabapathy, S.
    Chang, L.
    Muralidhar, R.
    Babich, K.
    Yang, Q.
    Ott, J.
    Klaus, D.
    Kratschmer, E.
    Sikorski, E.
    Miller, R.
    Viswanathan, R.
    Zhang, Y.
    Silverman, J.
    Ouyang, Q.
    Yagishita, A.
    Takayanagi, M.
    Haensch, W.
    Ishimaru, K.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 237 - +
  • [44] Optimized mathematical model of experimental characteristics of 14 nm TG N FinFET
    Lazzaz, Abdelaziz
    Bousbahi, Khaled
    Ghamnia, Mustapha
    MICRO AND NANOSTRUCTURES, 2022, 165
  • [45] 32GHz Resonant-Fin Transistors in 14nm FinFET Technology
    Bahr, Bichoy
    He, Yanbo
    Krivokapic, Zoran
    Banna, Srinivasa
    Weinstein, Dana
    2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 348 - +
  • [46] Independent-Double-Gate FinFET SRAM for Leakage Current Reduction
    Endo, Kazuhiko
    O'uchi, Shin-Ichi
    Ishikawa, Yuki
    Liu, Yongxun
    Matsukawa, Takashi
    Sakamoto, Kunihiro
    Masahara, Meishoku
    Tsukada, Junichi
    Ishii, Kenichi
    Yamauchi, Hiromi
    Suzuki, Eiichi
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (07) : 757 - 759
  • [47] CMOS-Based Biosensors with an Independent Double-Gate FinFET
    Ahn, Jae-Hyuk
    Kim, Jee-Yeon
    Jung, Cheulhee
    Moon, Dong-Il
    Choi, Sung-Jin
    Kim, Chang-Hoon
    Lee, Kyung-Bok
    Park, Hyun Gyu
    Choi, Yang-Kyu
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [48] Low Power SRAM cell Design Using Independent Gate FinFET
    Sikarwar, Vandna
    Khandelwal, Saurabh
    Akashe, Shyam
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2014, 9 (2-3): : 101 - 113
  • [49] FinFET based SRAM bitcell design for 32 nm node and below
    Song, S. C.
    Abu-Rahma, M.
    Yeap, G.
    MICROELECTRONICS JOURNAL, 2011, 42 (03) : 520 - 526
  • [50] Analysis and Design of a 32nm FinFET Dynamic Latch Comparator
    Hossain, Mir Muntasir
    Biswas, Satyendra N.
    2019 5TH INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2019, : 49 - 54