共 50 条
- [31] Study of Layout effect on Gate oxide TDDB in sub-16nm FinFET technology 2021 IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2021,
- [32] 14nm FinFET Technology for Analog and RF Applications 2017 SYMPOSIUM ON VLSI TECHNOLOGY, 2017, : T140 - T141
- [33] Layout Dependence of Gate Dielectric TDDB in HKMG FinFET Technology 2016 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2016,
- [34] Cryogenic Characterization and Modeling of 14 nm Bulk FinFET Technology ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 67 - 70
- [35] A novel high-performance TG-based SRAM cell with 5 nm FinFET technology ENGINEERING RESEARCH EXPRESS, 2024, 6 (02):
- [36] Cryogenic Characterization of 16 nm FinFET Technology for Quantum Computing IEEE 51ST EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2021), 2021, : 71 - 74
- [37] Simulation study of multiple FIN FinFET design for 32nm technology node and beyond SISPAD 2007: SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2007, 2007, : 125 - +
- [38] Power Reduction in FinFET Half Adder using SVL Technique in 32nm Technology 2019 4TH MEC INTERNATIONAL CONFERENCE ON BIG DATA AND SMART CITY (ICBDSC), 2019, : 200 - 203
- [39] Cryogenic Characterization and Modeling of 14 nm Bulk FinFET Technology IEEE 51ST EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2021), 2021, : 67 - 70
- [40] Optimization of Leakage Current in SRAM Cell Using Shorted Gate DG FinFET 2013 THIRD INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION TECHNOLOGIES (ACCT 2013), 2013, : 166 - 170