Characteristic comparison of connected DG FINFET, TG FINFET and Independent Gate FINFET on 32 nm technology

被引:0
|
作者
Tripathi, S. L.
Mishra, Ramanuj
Mishra, R. A.
机构
来源
2012 2ND INTERNATIONAL CONFERENCE ON POWER, CONTROL AND EMBEDDED SYSTEMS (ICPCES 2012) | 2012年
关键词
Independent gate(IG); Double gate(DG); Tri-gate(TG); Silicon-On-Insulator(SOI); Work function; Short channel effect; DIBL; Subthreshold Slope; 3-D Sentaurus TCAD tool; THRESHOLD VOLTAGE; SOI MOSFETS;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes the comparative study of different performance parameters for connected DG FINFET, tri-gate FINFET and Independent Gate FINFET. The characteristic parameters, which are drain current, threshold voltage, DIBL and Subthershold slope were evaluated with the help of 3-D TCAD Device simulator on 32nm technology. As the number of gates increases, the electrostatic control on the channel increases leading to the decrease in short channel effect. To overcome the short channel effect a suitable threshold voltage is required with the scaling trend in device dimension. The threshold voltage variation is obtained by varying metal gate work function in DG and TG FINFET while in IG FINFET the threshold voltage is varied by changing one of the gate voltage.
引用
收藏
页数:7
相关论文
共 50 条
  • [31] Study of Layout effect on Gate oxide TDDB in sub-16nm FinFET technology
    Liu, Xiangyu
    Sun, Yongsheng
    Huang, Junlin
    Liu, Changze
    Shang, Xiaolu
    2021 IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2021,
  • [32] 14nm FinFET Technology for Analog and RF Applications
    Singh, J.
    Bousquet, A.
    Ciavatti, J.
    Sundaram, K.
    Wong, J. S.
    Chew, K. W.
    Bandyopadhyay, A.
    Li, S.
    Bellaouar, A.
    Pandey, S. M.
    Zhu, B.
    Martin, A.
    Kyono, C.
    Goo, J. -S.
    Yang, H. S.
    Mehta, A.
    Zhang, X.
    Hu, O.
    Mahajan, S.
    Geiss, E.
    Yamaguchi, S.
    Mittal, S.
    Asra, R.
    Balasubramaniam, P.
    Watts, J.
    Harame, D.
    Todi, R. M.
    Samavedam, S. B.
    Sohn, D. K.
    2017 SYMPOSIUM ON VLSI TECHNOLOGY, 2017, : T140 - T141
  • [33] Layout Dependence of Gate Dielectric TDDB in HKMG FinFET Technology
    Liu, Wen
    Wu, Ernest
    Guarin, Fernando
    Griffin, Charles
    Dufresne, Roger
    Badami, Dinesh
    Shinosky, Michael
    Brochu, David
    2016 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2016,
  • [34] Cryogenic Characterization and Modeling of 14 nm Bulk FinFET Technology
    Chabane, Asma
    Prathapan, Mridula
    Mueller, Peter
    Cha, Eunjung
    Francese, Pier Andrea
    Kossel, Marcel
    Morf, Thomas
    Zota, Cezar
    ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 67 - 70
  • [35] A novel high-performance TG-based SRAM cell with 5 nm FinFET technology
    Pal, Sandipan
    Upadhyaya, Bijoy Kumar
    Majumder, Tanmoy
    Das, Narottam
    Bhattacharjee, Abhishek
    ENGINEERING RESEARCH EXPRESS, 2024, 6 (02):
  • [36] Cryogenic Characterization of 16 nm FinFET Technology for Quantum Computing
    Han, Hung-Chi
    Jazaeri, Farzan
    D'Amico, Antonio
    Baschirotto, Andrea
    Charbon, Edoardo
    Enz, Christian
    IEEE 51ST EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2021), 2021, : 71 - 74
  • [37] Simulation study of multiple FIN FinFET design for 32nm technology node and beyond
    Wang, Xinlin
    Bryant, Andres
    Dokumaci, Omer
    Oldiges, Phil
    Haensch, Wilfried
    SISPAD 2007: SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2007, 2007, : 125 - +
  • [38] Power Reduction in FinFET Half Adder using SVL Technique in 32nm Technology
    Satish, M. N.
    Patel, Vasundara K. S.
    2019 4TH MEC INTERNATIONAL CONFERENCE ON BIG DATA AND SMART CITY (ICBDSC), 2019, : 200 - 203
  • [39] Cryogenic Characterization and Modeling of 14 nm Bulk FinFET Technology
    Chabane, Asma
    Prathapan, Mridula
    Mueller, Peter
    Cha, Eunjung
    Francese, Pier Andrea
    Kossel, Marcel
    Morf, Thomas
    Zota, Cezar
    IEEE 51ST EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2021), 2021, : 67 - 70
  • [40] Optimization of Leakage Current in SRAM Cell Using Shorted Gate DG FinFET
    Sikarwar, Vandna
    Khandelwal, Saurabh
    Akashe, Shyam
    2013 THIRD INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION TECHNOLOGIES (ACCT 2013), 2013, : 166 - 170