Cryogenic Characterization of 16 nm FinFET Technology for Quantum Computing

被引:8
|
作者
Han, Hung-Chi [1 ]
Jazaeri, Farzan [1 ]
D'Amico, Antonio [1 ]
Baschirotto, Andrea [2 ]
Charbon, Edoardo [1 ]
Enz, Christian [1 ]
机构
[1] Ecole Polytech Fed Lausanne EPFL, Lausanne, Switzerland
[2] Univ Milano Bicocca, Milan, Italy
基金
欧盟地平线“2020”;
关键词
Tri-gate FinFET; Cryogenic CMOS; Quantum Computing; Compact Modeling; MOBILITY; CMOS;
D O I
10.1109/ESSDERC53440.2021.9631805
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This study presents the first in depth characterization of deep cryogenic electrical behavior of a commercial 16nm CMOS FinFET technology. This technology is well suited for a broad range of applications, including quantum computing, quantum sensing, and quantum communications. Cryogenic DC measurements and physical parameters extraction were carried out on this commercial FinFET technology, operating at room temperature, i.e., 300 K, and down to 2.95K for different device types and geometries. This represents the main step towards cryogenic compact modeling and optimization of three-dimensional CMOS structures for quantum computations.
引用
收藏
页码:71 / 74
页数:4
相关论文
共 50 条
  • [1] Cryogenic Characterization of 16 nm FinFET Technology for Quantum Computing
    Han, Hung-Chi
    Jazaeri, Farzan
    D'Amico, Antonio
    Baschirotto, Andrea
    Charbon, Edoardo
    Enz, Christian
    ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 71 - 74
  • [2] Cryogenic Characterization of 28 nm Bulk CMOS Technology for Quantum Computing
    Beckers, Arnout
    Jazaeri, Farzan
    Ruffino, Andrea
    Bruschini, Claudio
    Baschirotto, Andrea
    Enz, Christian
    2017 47TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2017, : 62 - 65
  • [3] Cryogenic Characterization and Modeling of 14 nm Bulk FinFET Technology
    Chabane, Asma
    Prathapan, Mridula
    Mueller, Peter
    Cha, Eunjung
    Francese, Pier Andrea
    Kossel, Marcel
    Morf, Thomas
    Zota, Cezar
    ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 67 - 70
  • [4] Cryogenic Characterization and Modeling of 14 nm Bulk FinFET Technology
    Chabane, Asma
    Prathapan, Mridula
    Mueller, Peter
    Cha, Eunjung
    Francese, Pier Andrea
    Kossel, Marcel
    Morf, Thomas
    Zota, Cezar
    IEEE 51ST EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2021), 2021, : 67 - 70
  • [5] Cryogenic Characterization of 22-nm FDSOI CMOS Technology for Quantum Computing ICs
    Bonen, S.
    Alakusu, U.
    Duan, Y.
    Gong, M. J.
    Dadash, M. S.
    Lucci, L.
    Daughton, D. R.
    Adam, G. C.
    Iordanescu, S.
    Pasteanu, M.
    Giangu, I.
    Jia, H.
    Gutierrez, L. E.
    Chen, W. T.
    Messaoudi, N.
    Harame, D.
    Mueller, A.
    Mansour, R. R.
    Asbeck, P.
    Voinigescu, S. P.
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (01) : 127 - 130
  • [6] A 16nm FinFET CMOS Technology for Mobile SoC and Computing Applications
    Wu, Shien-Yang
    Lin, C. Y.
    Chiang, M. C.
    Liaw, J. J.
    Cheng, J. Y.
    Yang, S. H.
    Liang, M.
    Miyashita, T.
    Tsai, C. H.
    Hsu, B. C.
    Chen, H. Y.
    Yamamoto, T.
    Chang, S. Y.
    Chang, V. S.
    Chang, C. H.
    Chen, J. H.
    Chen, H. F.
    Ting, K. C.
    Wu, Y. K.
    Pan, K. H.
    Tsui, R. F.
    Yao, C. H.
    Chang, P. R.
    Lien, H. M.
    Lee, T. L.
    Lee, H. M.
    Chang, W.
    Chang, T.
    Chen, R.
    Yeh, M.
    Chen, C. C.
    Chiu, Y. H.
    Chen, Y. H.
    Huang, H. C.
    Lu, Y.
    Chang, C. W.
    Tsai, M. H.
    Liu, C. C.
    Chen, K. S.
    Kuo, C. C.
    Lin, H. T.
    Jang, S. M.
    Ku, Y.
    2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
  • [7] Cryogenic Embedded System to Support Quantum Computing: From 5-nm FinFET to Full Processor
    Genssler, Paul R.
    Klemme, Florian
    Parihar, Shivendra Singh
    Brandhofer, Sebastian
    Pahwa, Girish
    Polian, Ilia
    Chauhan, Yogesh Singh
    Amrouch, Hussam
    IEEE TRANSACTIONS ON QUANTUM ENGINEERING, 2023, 4
  • [8] Cryogenic Temperature Effects on 16nm FinFet Performance and Mismatch
    Catapano, Edoardo
    Grill, Alexander
    Canflanca, Pablo Saraza
    Fortuny, Javier Diaz
    Bury, Erik
    Chasing, Adrian
    Kaczer, Ben
    de Greve, Kristiaan
    Afanasiev, Valeri
    2024 50TH IEEE EUROPEAN SOLID-STATE ELECTRONICS RESEARCH CONFERENCE, ESSERC 2024, 2024, : 341 - 344
  • [9] Design Exploration of 14 nm FinFET for Energy-Efficient Cryogenic Computing
    Gaidhane, Amol D.
    Saligram, Rakshith
    Chakraborty, Wriddhi
    Datta, Suman
    Raychowdhury, Arijit
    Cao, Yu
    IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2023, 9 (02): : 108 - 115
  • [10] A 4-mW 2.2-6.9 GHz LNA in 16 nm FinFET Technology for Cryogenic Applications
    Chen, Runzhou
    Mani, Hamdi
    Marsh, Phil
    Al Hadi, Richard
    Shrestha, Pragya
    Campbell, Jason
    Chen, Christopher
    Chien, Hao-Yu
    Galatsis, Kosmas
    Chang, Mau-Chung Frank
    IEEE MICROWAVE AND WIRELESS TECHNOLOGY LETTERS, 2024, 34 (12): : 1351 - 1354