Cryogenic Characterization of 16 nm FinFET Technology for Quantum Computing

被引：8

作者：

Han, Hung-Chi ^{[1
]}

Jazaeri, Farzan ^{[1
]}

D'Amico, Antonio ^{[1
]}

Baschirotto, Andrea ^{[2
]}

Charbon, Edoardo ^{[1
]}

Enz, Christian ^{[1
]}

机构：

[1] Ecole Polytech Fed Lausanne EPFL, Lausanne, Switzerland

[2] Univ Milano Bicocca, Milan, Italy

来源：

IEEE 51ST EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC 2021) | 2021年

基金：

欧盟地平线“2020”;

关键词：

Tri-gate FinFET; Cryogenic CMOS; Quantum Computing; Compact Modeling; MOBILITY; CMOS;

D O I：

10.1109/ESSDERC53440.2021.9631805

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This study presents the first in depth characterization of deep cryogenic electrical behavior of a commercial 16nm CMOS FinFET technology. This technology is well suited for a broad range of applications, including quantum computing, quantum sensing, and quantum communications. Cryogenic DC measurements and physical parameters extraction were carried out on this commercial FinFET technology, operating at room temperature, i.e., 300 K, and down to 2.95K for different device types and geometries. This represents the main step towards cryogenic compact modeling and optimization of three-dimensional CMOS structures for quantum computations.

引用

页码：71 / 74

页数：4

共 50 条

[41] Characteristic comparison of connected DG FINFET, TG FINFET and Independent Gate FINFET on 32 nm technology
Tripathi, S. L.
Mishra, Ramanuj
Mishra, R. A.
2012 2ND INTERNATIONAL CONFERENCE ON POWER, CONTROL AND EMBEDDED SYSTEMS (ICPCES 2012), 2012,
[42] Charge-Steering Latch Design in 16 nm FinFET Technology for Improved Soft Error Hardness
Narasimham, Balaji
Chandrasekharan, Karthik
Wang, Jung K.
Ni, Kai
Bhuva, Bharat L.
Schrimpf, Ronald D.
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2017, 64 (01) : 353 - 358
[43] New Contender for Nano regime VLSI: MLGNR Interconnect with FinFET driver at 16nm technology
Sharda, Vangmayee
Agarwal, R. P.
2016 INTERNATIONAL CONFERENCE ON MICRO-ELECTRONICS AND TELECOMMUNICATION ENGINEERING (ICMETE), 2016, : 405 - 409
[44] Comparative Study of FinFET versus HKMG Bulk CMOS in 16 nm Technology: Current Mirror Perspective
Hesham, Bakr
Hasaneen, El-Sayed
Hamed, Hesham F. A.
2018 PROCEEDINGS OF THE INTERNATIONAL JAPAN-AFRICA CONFERENCE ON ELECTRONICS, COMMUNICATIONS, AND COMPUTATIONS (JAC-ECC 2018), 2018, : 61 - 64
[45] A 76-81 GHz Variable Gain Power Amplifier in 16 nm FinFET CMOS Technology
Ben Yishay, Roee
Cossoy, Fabian
Maimon, Tzvi
Levinger, Tamir
2024 19TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, EUMIC 2024, 2024, : 70 - 73
[46] Predictive Compact Modeling of Random Variations in FinFET Technology for 16/14nm Node and Beyond
Jiang, Xiaobo
Wang, Xingsheng
Wang, Runsheng
Cheng, Binjie
Asenov, Asen
Huang, Ru
2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
[47] Cryogenic Characterization and Model Extraction of 5nm Technology Node FinFETs
Parihar, Shivendra Singh
Pahwa, Girish
Huang, Jun Z.
Wang, Weike
Imura, Kimihiko
Hu, Chenming
Chauhan, Yogesh Singh
2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
[48] Cryogenic In-Memory Computing for Quantum Processors Using Commercial 5-nm FinFETs
Parihar, Shivendra Singh
Thomann, Simon
Pahwa, Girish
Chauhan, Yogesh Singh
Amrouch, Hussam
IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS, 2023, 4 : 258 - 270
[49] Memory effects in 45-nm PDSOI MOSFETs at Cryogenic Temperatures for Quantum Computing Applications
Gupta, Sumreti
Sharma, Deepesh
Srinivasan, Purushothaman
Dixie, Abhisek
8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 91 - 93
[50] A Device Design for 5 nm Logic FinFET Technology
Ding, Yu
Luo, Xin
Shang, Enming
Hu, Shaojian
Chen, Shoumian
Zhao, Yuhang
2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020), 2020,

← 1 2 3 4 5 →