20nm gate bulk-FinFET SONOS flash

被引：0

作者：

Hwang, JR ^{[1
]}

Lee, TL ^{[1
]}

Ma, HC ^{[1
]}

Lee, TC ^{[1
]}

Chung, TH ^{[1
]}

Chang, CY ^{[1
]}

Liu, SD ^{[1
]}

Perng, BC ^{[1
]}

Hsu, JW ^{[1
]}

Lee, MY ^{[1
]}

Ting, CY ^{[1
]}

Huang, CC ^{[1
]}

Wang, JH ^{[1
]}

Shieh, JH ^{[1
]}

Yang, FL ^{[1
]}

机构：

[1] Taiwan Semicond Mfg Co, Hsinchu, Taiwan

来源：

IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

High-performance FinFET SONOS (silicon-oxide-nitride-oxide-silicon) flash cells with gate length down to 20nm have been fabricated and operated successfully on bulk-silicon substrate for the first time. A program/erase window of 2V has been achieved with high P/E speed (T-P = 10 mu s and T-E = 1ms), and a 1.5V window remained after 10 years at room temperature. Multi-level storage is also obtained with Delta V-t > 4V and T-P,T-E = 1ms. Operation voltages are not more than 7V in the two applications. Gate disturb issues are alleviated by applying an appropriate bias on unselected bit lines.

引用

页码：161 / 164

页数：4

共 50 条

[1] Analysis of Influence of Temperature on 20nm Triangular Bulk FinFET
Singh, Sarvesh
Gill, S. S.
Kaur, Navneet
2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 985 - 987
[2] A NOVEL BULK-FINFET WITH DUAL-MATERIAL GATE
Hong, Yang
Guo, Yufeng
Yang, Hui
Yao, Jiafei
Zhang, Jun
Ji, Xincun
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[3] An opposite side floating gate FLASH memory scalable to 20nm length
Lin, XN
Chan, MS
2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 71 - 72
[4] Electrical characteristic fluctuations in 16nm bulk-FinFET devices
Li, Yiming
Hwang, Chih-Hong
MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2093 - 2096
[5] Mismatch trends in 20nm Gate-last bulk CMOS technology
Rahhal, Lama
Bajolet, Aurelie
Manceau, Jean-Philippe
Rosa, Julien
Ricq, Stephane
Lassere, Sebastien
Ghibaudo, Gerard
2014 15TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS), 2014, : 133 - 136
[6] Investigation of short channel effects in Bulk MOSFET and SOI FinFET at 20nm node technology
Gill, Anterpreet
Madhu, Charu
Kaur, Pardeep
2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
[7] NAND Flash Scaling beyond 20nm
Koh, Yohwan
2009 IEEE INTERNATIONAL MEMORY WORKSHOP, 2009, : 3 - 5
[8] Damascene gate FinFET SONOS memory implemented on bulk silicon wafer
Oh, CW
Suk, SD
Lee, YK
Sung, SK
Choe, JD
Lee, SY
Choi, DU
Yeo, KH
Kim, MS
Kim, SM
Li, M
Kim, SH
Yoon, EJ
Kim, DW
Park, D
Kim, K
Ryu, DI
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 893 - 896
[9] A study of sub-40nm FinFET BE-SONOS NAND flash
Hsu, Tzu-Hsuan
Lue, Hang-Ting
Peng, Wu-Chin
Tsai, Cheng-Hung
King, Ya-Chin
Wang, Szu-Yu
Wu, Ming-Tsung
Hong, Shih-Ping
Hsieh, Jung-Yu
Yang, Ling-Wu
Lian, Nan-Tzu
Yang, Tahone
Chen, Kuang-Chao
Hsieh, Kuang-Yeu
Liu, Rich
Lu, Chih-Yuan
2008 JOINT NON-VOLATILE SEMICONDUCTOR MEMORY WORKSHOP AND INTERNATIONAL CONFERENCE ON MEMORY TECHNOLOGY AND DESIGN, PROCEEDINGS, 2008, : 115 - +
[10] Random dopant fluctuations impact reduction in 7 nm bulk-FinFET by substrate engineering
Jegadheesan, V
Sivasankaran, K.
Konar, Aniruddha
INTERNATIONAL JOURNAL OF MATERIALS & PRODUCT TECHNOLOGY, 2019, 59 (04): : 339 - 346

← 1 2 3 4 5 →