20nm gate bulk-FinFET SONOS flash

被引:0
|
作者
Hwang, JR [1 ]
Lee, TL [1 ]
Ma, HC [1 ]
Lee, TC [1 ]
Chung, TH [1 ]
Chang, CY [1 ]
Liu, SD [1 ]
Perng, BC [1 ]
Hsu, JW [1 ]
Lee, MY [1 ]
Ting, CY [1 ]
Huang, CC [1 ]
Wang, JH [1 ]
Shieh, JH [1 ]
Yang, FL [1 ]
机构
[1] Taiwan Semicond Mfg Co, Hsinchu, Taiwan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
High-performance FinFET SONOS (silicon-oxide-nitride-oxide-silicon) flash cells with gate length down to 20nm have been fabricated and operated successfully on bulk-silicon substrate for the first time. A program/erase window of 2V has been achieved with high P/E speed (T-P = 10 mu s and T-E = 1ms), and a 1.5V window remained after 10 years at room temperature. Multi-level storage is also obtained with Delta V-t > 4V and T-P,T-E = 1ms. Operation voltages are not more than 7V in the two applications. Gate disturb issues are alleviated by applying an appropriate bias on unselected bit lines.
引用
收藏
页码:161 / 164
页数:4
相关论文
共 50 条
  • [11] Comparison of RF performance between 20 nm-gate bulk and SOI FinFET
    Krivec, S.
    Prgic, H.
    Poljak, M.
    Suligoj, T.
    2014 37TH INTERNATIONAL CONVENTION ON INFORMATION AND COMMUNICATION TECHNOLOGY, ELECTRONICS AND MICROELECTRONICS (MIPRO), 2014, : 45 - 50
  • [12] Investigating of SER in 28 nm FDSOI-Planar and Comparing with SER in Bulk-FinFET
    Uemura, Taiki
    Chung, Byungjin
    Jo, Jeongmin
    Jiang, Hai
    Ji, Yongsung
    Jeong, Tae-Young
    Ranjan, Rakesh
    Park, Youngin
    Hong, Kiil
    Lee, Seungbae
    Rhee, Hwasung
    Pae, Sangwoo
    Lee, Euncheol
    Choi, Jaehee
    Ohnishi, Shota
    Machida, Ken
    2020 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2020,
  • [13] Random dopant fluctuations impact reduction in 7 nm bulk-FinFET by substrate engineering
    Jegadheesan V.
    Sivasankaran K.
    Konar A.
    International Journal of Materials and Product Technology, 2019, 59 (04) : 339 - 346
  • [14] OPTIMIZATION OF STI OXIDE RECESS UNIFORMITY FOR FINFET BEYOND 20NM
    Du, Lijuan
    Zhao, Hai
    Yang, Weiguang
    Yang, Rex
    Chen, Larry
    Yu, Shaofeng
    Mao, Gang
    Wang, Qingling
    Lin, Yangkui
    Ding, Shicheng
    Chen, Zhengling
    2015 China Semiconductor Technology International Conference, 2015,
  • [15] FinFET SONOS flash memory for embedded applications
    Xuan, PQ
    She, M
    Harteneck, B
    Liddle, A
    Bokor, J
    King, TJ
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 609 - 612
  • [16] Error Characterization and ECC Usage Relaxation beyond 20nm Floating Gate NAND Flash Memory
    Ku, S. H.
    Lin, T. W.
    Cheng, C. H.
    Lee, C. W.
    Chen, Ti-Wen
    Tsai, Wen-Jer
    Lu, T. C.
    Lu, W. P.
    Chen, K. C.
    Wang, Tahui
    Lu, Chih-Yuan
    2018 IEEE 10TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2018, : 50 - 53
  • [17] High Performance 22/20nm FinFET CMOS Devices with Advanced High-K/Metal Gate Scheme
    Wu, C. C.
    Lin, D. W.
    Keshavarzi, A.
    Huang, C. H.
    Chan, C. T.
    Tseng, C. H.
    Chen, C. L.
    Hsieh, C. Y.
    Wong, K. Y.
    Cheng, M. L.
    Li, T. H.
    Lin, Y. C.
    Yang, L. Y.
    Lin, C. P.
    Hou, C. S.
    Lin, H. C.
    Yang, J. L.
    Yu, K. F.
    Chen, M. J.
    Hsieh, T. H.
    Peng, Y. C.
    Chou, C. H.
    Lee, C. J.
    Huang, C. W.
    Lu, C. Y.
    Yang, F. K.
    Chen, H. K.
    Weng, L. W.
    Yen, P. C.
    Wang, S. H.
    Chang, S. W.
    Chuang, S. W.
    Gan, T. C.
    Wu, T. L.
    Lee, T. Y.
    Huang, W. S.
    Huang, Y. J.
    Tseng, Y. W.
    Wu, C. M.
    Ou-Yang, Eric
    Hsu, K. Y.
    Lin, L. T.
    Wang, S. B.
    Kwok, T. M.
    Su, C. C.
    Tsai, C. H.
    Huang, M. J.
    Lin, H. M.
    Chang, A. S.
    Liao, S. H.
    2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
  • [18] Impact of Design and Process on Alpha-Induced SER in 4 nm Bulk-FinFET SRAM
    Uemura, Taiki
    Chung, Byungjin
    Chung, Shinyoung
    Lee, Seungbae
    Hwang, Yuchul
    Pae, Sangwoo
    2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,
  • [19] Soft-Error Susceptibility in Flip-Flop in EUV 7 nm Bulk-FinFET Technology
    Uemura, Taiki
    Chung, Byungjin
    Jo, Jeongmin
    Kim, Mijoung
    Lee, Dalhee
    Kim, Gunrae
    Lee, Seungbae
    Song, Taesjoong
    Rhee, Hwasung
    Lee, Brandon
    Choi, Jaehee
    2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2021,
  • [20] Thermal-Neutron SER Mitigation by Cobalt-Contact in 7 nm Bulk-FinFET Technology
    Uemnrct, Taiki
    Chung, Byiingjin
    Kim, Jegon
    Shim, Hvewon
    Chung, Shinyoung
    Lee, Brandon
    Choi, Jaehee
    Ohnishi, Shota
    Machida, Ken
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,