Rounding Technique Analysis for Power-Area & Energy Efficient Approximate Multiplier Design

被引:0
|
作者
Lohray, Priyanka [1 ]
Gali, Satwik [1 ]
Rangisetti, Srirathan [1 ]
Nikoubin, Tooraj [1 ]
机构
[1] Texas Tech Univ, Elect & Comp Engn Dept, Lubbock, TX 79409 USA
关键词
Data Processing; Digital Arithmetic; Approximate computing; Energy efficient; Hi-performance; Rounding Technique;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Approximate computing is one of best suited efficient data processing for error resilient applications, such as signal and image processing, computer vision, machine learning, data mining etc. Approximate computing reduces accuracy which is acceptable as a cost of increasing the circuit characteristics depends on the application. Desirable accuracy is the threshold point for controlling the trade off, between accuracy and circuit characteristics under the control of the circuit designer. In this work, the rounding technique is introduced as an efficient method for controlling this trade off. In this regard multiplier circuits as a critical building block for computing in most of the processors have been considered for the evaluation of the rounding technique efficiency. The impact of the rounding method is investigated by comparison of circuit characteristics for three multipliers. These three multipliers are the conventional Wallace tree accurate multiplier, DRUM [4] the recently proposed approximate multiplier and the rounded based approximate multiplier proposed in this work. Simulation results for three selected technologies show significant improvement on the circuit characteristics in terms of power, area, speed, and energy for proposed multiplier in comparison with their counterparts. Input data rounding pattern and the probability of the repetition for rounded values has been introduced as two essential items to control the level of the accuracy for each range of the data with minimum cost on the hardware.
引用
下载
收藏
页码:420 / 425
页数:6
相关论文
共 50 条
  • [41] AxMM: Area and Power Efficient Approximate Modular Multiplier for R-LWE Cryptosystem (Invited Paper)
    Kundi, Dur E. Shahwar
    Bian, Song
    Khalid, Ayesha
    Wang, Chenghua
    O'Neill, Maire
    Liu, Weiqiang
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [42] Performance Evaluation of Wordlength Reduction Based Area and Power Efficient Approximate Multiplier for Mobile Multimedia Applications
    Ramya, R.
    Moorthi, S.
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (12) : 5699 - 5716
  • [43] Performance Evaluation of Wordlength Reduction Based Area and Power Efficient Approximate Multiplier for Mobile Multimedia Applications
    R. Ramya
    S. Moorthi
    Circuits, Systems, and Signal Processing, 2019, 38 : 5699 - 5716
  • [44] Power- and Area-Efficient Approximate Wallace Tree Multiplier for Error-Resilient Systems
    Bhardwaj, Kartikeya
    Mane, Pravin S.
    Henkel, Joerg
    PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014), 2015, : 263 - +
  • [45] Power Efficient Approximate Multiplier Architectures for Error Resilient Applications
    Kumar, U. Anil
    Bikki, Pavankumar
    Veeramachaneni, Sreehari
    Ahmed, Syed Ershad
    2022 IEEE 19TH INDIA COUNCIL INTERNATIONAL CONFERENCE, INDICON, 2022,
  • [46] Design of Low Power Multiplier with Energy Efficient Full Adder Using DPTAAL
    Kumar, A. Kishore
    Somasundareswari, D.
    Duraisamy, V.
    Pradeepa, T. Shunbaga
    VLSI DESIGN, 2013,
  • [47] AREA EFFICIENT HIGH SPEED LOW POWER MULTIPLIER ARCHITECTURE FOR MULTIRATE FILTER DESIGN
    Mariammal, K.
    Rani, S. P. Joy Vasantha
    Kohila, T.
    2013 IEEE INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMPUTING, COMMUNICATION AND NANOTECHNOLOGY (ICE-CCN'13), 2013, : 109 - 116
  • [48] PAALM: Power Density Aware Approximate Logarithmic Multiplier Design
    Yu, Shuyuan
    Tan, Sheldon X. -D.
    2023 28TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC, 2023, : 128 - 133
  • [49] HPR-Mul: An Area and Energy-Efficient High-Precision Redundancy Multiplier by Approximate Computing
    Vafaei, Jafar
    Akbari, Omid
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, : 2012 - 2022
  • [50] Energy-Efficient Approximate Multiplier Design using Bit Significance-Driven Logic Compression
    Qiqieh, Issa
    Shafik, Rishad
    Tarawneh, Ghaith
    Sokolov, Danil
    Yakovlev, Alex
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 7 - 12