Rounding Technique Analysis for Power-Area & Energy Efficient Approximate Multiplier Design

被引:0
|
作者
Lohray, Priyanka [1 ]
Gali, Satwik [1 ]
Rangisetti, Srirathan [1 ]
Nikoubin, Tooraj [1 ]
机构
[1] Texas Tech Univ, Elect & Comp Engn Dept, Lubbock, TX 79409 USA
关键词
Data Processing; Digital Arithmetic; Approximate computing; Energy efficient; Hi-performance; Rounding Technique;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Approximate computing is one of best suited efficient data processing for error resilient applications, such as signal and image processing, computer vision, machine learning, data mining etc. Approximate computing reduces accuracy which is acceptable as a cost of increasing the circuit characteristics depends on the application. Desirable accuracy is the threshold point for controlling the trade off, between accuracy and circuit characteristics under the control of the circuit designer. In this work, the rounding technique is introduced as an efficient method for controlling this trade off. In this regard multiplier circuits as a critical building block for computing in most of the processors have been considered for the evaluation of the rounding technique efficiency. The impact of the rounding method is investigated by comparison of circuit characteristics for three multipliers. These three multipliers are the conventional Wallace tree accurate multiplier, DRUM [4] the recently proposed approximate multiplier and the rounded based approximate multiplier proposed in this work. Simulation results for three selected technologies show significant improvement on the circuit characteristics in terms of power, area, speed, and energy for proposed multiplier in comparison with their counterparts. Input data rounding pattern and the probability of the repetition for rounded values has been introduced as two essential items to control the level of the accuracy for each range of the data with minimum cost on the hardware.
引用
收藏
页码:420 / 425
页数:6
相关论文
共 50 条
  • [21] Error-Efficient Approximate Multiplier Design using Rounding Based Approach for Image Smoothing Application
    Rao, E. Jagadeeswara
    Samundiswary, P.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2021, 37 (5-6): : 623 - 631
  • [22] Error-Efficient Approximate Multiplier Design using Rounding Based Approach for Image Smoothing Application
    E. Jagadeeswara Rao
    P. Samundiswary
    Journal of Electronic Testing, 2021, 37 : 623 - 631
  • [23] Low-power and Area Efficient Approximate Multiplier with Reduced Partial Products
    Sukla, Mukesh Kumar
    Sethi, Kabiraj
    Panda, A. K.
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 181 - 186
  • [24] Energy Efficient Approximate Multiplier Design for Image/Video Processing Applications
    Krishna, L. Hemanth
    Rao, J. Bhaskara
    Ayesha, Sk
    Veeramachaneni, Sreehari
    Mahammad, Sk Noor
    2021 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2021), 2021, : 210 - 215
  • [25] RoBA Multiplier: A Rounding-Based Approximate Multiplier for High-Speed yet Energy-Efficient Digital Signal Processing
    Zendegani, Reza
    Kamal, Mehdi
    Bahadori, Milad
    Afzali-Kusha, Ali
    Pedram, Massoud
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (02) : 393 - 401
  • [26] Low Power-Area Efficient Compressor Design for Fast Digital Arithmetic Integrated Circuits
    Dhivyakala, K.
    Selvan, P.
    Kavitha, A.
    PROCEEDINGS OF THE 10TH INDIACOM - 2016 3RD INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT, 2016, : 1510 - 1513
  • [27] Approximate 32-bit Floating-point Unit Design with 53% Power-area Product Reduction
    Camus, Vincent
    Schlachter, Jeremy
    Enz, Christian
    Gautschi, Michael
    Gurkaynak, Frank K.
    ESSCIRC CONFERENCE 2016, 2016, : 465 - 468
  • [28] LORAx: A High-speed Energy-efficient Lower-Order Rounding-based Approximate Multiplier
    Piyush Satti
    Pratibha Agrawal
    Bharat Garg
    National Academy Science Letters, 2021, 44 : 533 - 539
  • [29] LORAx: A High-speed Energy-efficient Lower-Order Rounding-based Approximate Multiplier
    Satti, Piyush
    Agrawal, Pratibha
    Garg, Bharat
    NATIONAL ACADEMY SCIENCE LETTERS-INDIA, 2021, 44 (06): : 533 - 539
  • [30] Design and Analysis of Low Power Approximate Multiplier Using Novel Compressor
    Thakur G.
    Sohal H.
    Jain S.
    SN Computer Science, 5 (5)