Automated Diagnosis of HV/LV and Floating Gate Faults in VLSI Design

被引：0
|
作者：
Zhu, Qing K. [1 ]
机构：
[1] Int Technol Univ, Elect Engn Dept, 355 W San Fernando St, San Jose, CA 95113 USA
来源：
PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS - MIXDES 2017 | 2017年
关键词：
VLSI; Design; Multiple voltages; HV/LV; Floating gate; CAD; Tapeout;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents automated methods and CAD programs to trace the connectivity of hierarchical netlists and detect HV/LV connection or floating gate faults in VLSI design. We describe algorithms and data structures for the flattening of a hierarchical netlist as well as detecting faults in a large circuit. The paper describes experimental results and GUI capability to highlight faults in Cadence schematic window.
引用
收藏
页码：229 / 233
页数：5
相关论文
共 50 条
  • [21] COMPARISON OF FLOATING GATE NEURAL NETWORK MEMORY CELLS IN STANDARD VLSI CMOS TECHNOLOGY
    DURFEE, DA
    SHOUCAIR, FS
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 1992, 3 (03): : 347 - 353
  • [22] An Automated Approach for the Diagnosis of Multiple Faults in FPGA Interconnects
    Kumar, T. Nandha
    Inn, Ch'ng Sue
    2009 1ST ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2009, : 391 - 395
  • [23] Extending gate-level diagnosis tools to CMOS intra-gate faults
    Fan, X.
    Moore, W. R.
    Hora, C.
    Gronthoud, G.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (06): : 685 - 693
  • [24] An Automated Feature Extraction Algorithm for Diagnosis of Gear Faults
    Irfan, Muhammad
    Saad, Nordin
    Alwadie, A.
    Awais, M.
    Sheikh, M. Aman
    Glowacz, A.
    Kumar, V.
    JOURNAL OF FAILURE ANALYSIS AND PREVENTION, 2019, 19 (01) : 98 - 105
  • [25] Automated Design Error Debugging of Digital VLSI Circuits
    Mohammed Moness
    Lamya Gaber
    Aziza I. Hussein
    Hanafy M. Ali
    Journal of Electronic Testing, 2022, 38 : 395 - 417
  • [26] An Automated Feature Extraction Algorithm for Diagnosis of Gear Faults
    Muhammad Irfan
    Nordin Saad
    A. Alwadie
    M. Awais
    M. Aman Sheikh
    A. Glowacz
    V. Kumar
    Journal of Failure Analysis and Prevention, 2019, 19 : 98 - 105
  • [27] VLSI/ULSI AUTOMATED FACTORY DESIGN, CONSTRUCTION, AND IMPLEMENTATION
    WORKMAN, W
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (8B) : C446 - C446
  • [28] Automated design for testability (DFT) tools for VLSI circuits
    Bhawmik, Sudipta
    Das, Aloke K.
    Palchaudhuri, Parimal
    IETE Journal of Research, 1988, 34 (03) : 268 - 277
  • [29] Automated Design Error Debugging of Digital VLSI Circuits
    Moness, Mohammed
    Gaber, Lamya
    Hussein, Aziza, I
    Ali, Hanafy M.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2022, 38 (04): : 395 - 417
  • [30] Methods of Automated Test Solutions Design for VLSI Testing
    Smirnov, Konstantin
    Nazarov, Aleksandr
    Blinov, Vasily
    2020 INTERNATIONAL CONFERENCE ON INDUSTRIAL ENGINEERING, APPLICATIONS AND MANUFACTURING (ICIEAM), 2020,
12345