共 50 条
- [2] Design for testability (DFT) for RSFQ circuits [J]. 2023 IEEE 41ST VLSI TEST SYMPOSIUM, VTS, 2023,
- [6] Automated Design Error Debugging of Digital VLSI Circuits [J]. Journal of Electronic Testing, 2022, 38 : 395 - 417
- [7] Automated Design Error Debugging of Digital VLSI Circuits [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2022, 38 (04): : 395 - 417
- [10] Security in Design for Testability (DFT) [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2017, : 442 - 445