Automated design for testability (DFT) tools for VLSI circuits

被引:0
|
作者
Bhawmik, Sudipta [1 ]
Das, Aloke K. [1 ]
Palchaudhuri, Parimal [1 ]
机构
[1] Indian Inst of Technology, India
关键词
D O I
10.1080/03772063.1988.11436738
中图分类号
学科分类号
摘要
20
引用
收藏
页码:268 / 277
相关论文
共 50 条
  • [2] Design for testability (DFT) for RSFQ circuits
    Li, Mingye
    Lin, Yunkun
    Gupta, Sandeep
    [J]. 2023 IEEE 41ST VLSI TEST SYMPOSIUM, VTS, 2023,
  • [3] Testability of VLSI circuits
    Weyerer, M.
    Goldemund, G.
    [J]. Elektronik-Produktion & Pruftechnik, 1988, (07): : 47 - 49
  • [4] VLSI DESIGN FOR TESTABILITY
    HUYSKENS, E
    VANWAUWE, G
    FONDEN, W
    SCHULZ, R
    [J]. ELECTRICAL COMMUNICATION, 1991, 65 (02): : 175 - 182
  • [5] DESIGN FOR TESTABILITY AND BUILT-IN SELF-TEST FOR VLSI CIRCUITS
    FUJIWARA, H
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1986, 10 (03) : 139 - 147
  • [6] Automated Design Error Debugging of Digital VLSI Circuits
    Mohammed Moness
    Lamya Gaber
    Aziza I. Hussein
    Hanafy M. Ali
    [J]. Journal of Electronic Testing, 2022, 38 : 395 - 417
  • [7] Automated Design Error Debugging of Digital VLSI Circuits
    Moness, Mohammed
    Gaber, Lamya
    Hussein, Aziza, I
    Ali, Hanafy M.
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2022, 38 (04): : 395 - 417
  • [8] Transparent DFT: A design for testability and test generation approach for synchronous sequential circuits
    Pomeranz, Irith
    Reddy, Sudhakar M.
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (06) : 1170 - 1175
  • [9] STRUCTURED DESIGN FOR TESTABILITY IN SEMICUSTOM VLSI
    AYLOR, JH
    JOHNSON, BW
    RECTOR, BJ
    [J]. IEEE MICRO, 1986, 6 (01) : 51 - 58
  • [10] Security in Design for Testability (DFT)
    Pandey, Rahul
    Pandey, Sakshee
    Hammed, C. S. Mohammed Shaul
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2017, : 442 - 445