共 50 条
- [4] FAULT BEHAVIOR AND TESTABILITY OF ASYNCHRONOUS CMOS CIRCUITS [J]. MICROPROCESSING AND MICROPROGRAMMING, 1993, 38 (1-5): : 223 - 228
- [7] Test generation for VLSI circuits from testability profile distribution [J]. COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2001, : 201 - 204
- [8] DESIGNING ASYNCHRONOUS SEQUENTIAL-CIRCUITS FOR RANDOM PATTERN TESTABILITY [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (04): : 299 - 305
- [10] Design for testability (DFT) for RSFQ circuits [J]. 2023 IEEE 41ST VLSI TEST SYMPOSIUM, VTS, 2023,