DESIGN OF VLSI ASYNCHRONOUS CIRCUITS FOR TESTABILITY

被引:0
|
作者
LI, T
机构
关键词
D O I
10.1080/00207218808962860
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:859 / 868
页数:10
相关论文
共 50 条
  • [1] VLSI DESIGN FOR TESTABILITY
    HUYSKENS, E
    VANWAUWE, G
    FONDEN, W
    SCHULZ, R
    [J]. ELECTRICAL COMMUNICATION, 1991, 65 (02): : 175 - 182
  • [2] DESIGN FOR TESTABILITY AND BUILT-IN SELF-TEST FOR VLSI CIRCUITS
    FUJIWARA, H
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1986, 10 (03) : 139 - 147
  • [3] SYNTHESIS FOR TESTABILITY TECHNIQUES FOR ASYNCHRONOUS CIRCUITS
    KEUTZER, K
    LAVAGNO, L
    SANGIOVANNIVINCENTELLI, A
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (12) : 1569 - 1577
  • [4] FAULT BEHAVIOR AND TESTABILITY OF ASYNCHRONOUS CMOS CIRCUITS
    VIERHAUS, HT
    MEYER, W
    GLASER, U
    CAMPOSANO, R
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1993, 38 (1-5): : 223 - 228
  • [5] STRUCTURED DESIGN FOR TESTABILITY IN SEMICUSTOM VLSI
    AYLOR, JH
    JOHNSON, BW
    RECTOR, BJ
    [J]. IEEE MICRO, 1986, 6 (01) : 51 - 58
  • [6] Design for Testability of SFQ Circuits
    Krylov, Gleb
    Friedman, Eby G.
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2017, 27 (08)
  • [7] Test generation for VLSI circuits from testability profile distribution
    Farhat, H
    [J]. COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2001, : 201 - 204
  • [8] DESIGNING ASYNCHRONOUS SEQUENTIAL-CIRCUITS FOR RANDOM PATTERN TESTABILITY
    PETLIN, OA
    FURBER, SB
    ROMANKEVICH, AM
    GROLL, VV
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (04): : 299 - 305
  • [9] TERNARY SCAN DESIGN FOR VLSI TESTABILITY - COMMENTS
    MOLYNEAUX, RF
    ALBICKI, A
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (02) : 256 - 263
  • [10] Design for testability (DFT) for RSFQ circuits
    Li, Mingye
    Lin, Yunkun
    Gupta, Sandeep
    [J]. 2023 IEEE 41ST VLSI TEST SYMPOSIUM, VTS, 2023,