An Efficient Gate Delay Model for VLSI Design

被引：2

作者：

Chiang, Ting-Wei ^{[1
]}

Chen, C. Y. Roger ^{[1
]}

Chen, Wei-Yu ^{[1
]}

机构：

[1] Syracuse Univ, Dept Elect Engn & Comp Sci, Syracuse, NY 13244 USA

来源：

2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2 | 2007年

关键词：

D O I：

10.1109/ICCD.2007.4601938

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Accurate estimation of gate delays is essential for timing-related CAD tools, CAD researchers tend to use Elmore delay model for estimating gate delays. Since Elmore delay model was primarily developed for estimating interconnection delay, when applied to gate delay estimation, there will be significant inaccuracy. In this paper, by embedding concepts of electronic theories into switch-level analysis, a simple and efficient delay model for gates of general types (such as NAND, NOR, and complex gates) is proposed. Experimental data show that the proposed gate delay model consistently achieves high accuracy (typically within around 2% of SPICE simulations).

引用

页码：450 / 455

页数：6

共 50 条

[21] VLSI implementation of multiplier design using reversible logic gate
V. Nandhini
K. Sambath
Analog Integrated Circuits and Signal Processing, 2023, 115 : 93 - 100
[22] VLSI implementation of multiplier design using reversible logic gate
Nandhini, V.
Sambath, K.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2023, 115 (01) : 93 - 100
[23] CONCURRENT PROLOG AS AN EFFICIENT VLSI DESIGN LANGUAGE
SUZUKI, N
COMPUTER, 1985, 18 (02) : 33 - 40
[24] A VLSI DESIGN FOR AN EFFICIENT MULTIPROCESSOR CACHE MEMORY
LUO, X
GILLARD, P
COMPUTERS & ELECTRICAL ENGINEERING, 1990, 16 (01) : 3 - 21
[25] Efficient extraction of the interconnect inductances for VLSI design
Kurokawa, A
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 974 - 979
[26] Design of CML gate with the best propagation delay
Alioto, M.
Palumbo, G.
Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems, 1998, 1 : 287 - 290
[27] A statistical model for path delay faults in VLSI circuits
Hamad, M
Landis, D
PROCEEDINGS OF THE IEEE SOUTHEASTCON '96: BRINGING TOGETHER EDUCATION, SCIENCE AND TECHNOLOGY, 1996, : 388 - 392
[28] Delay Model for VLSI RLCG Global Interconnects Line
Maheshwari, V.
Baboo, Amar
Kumar, Brajesh
Kar, R.
Mandal, D.
Bhattacharjee, A. K.
2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 201 - 204
[29] Efficient gate delay modeling for large interconnect loads
Kahng, AB
Muddu, S
1996 IEEE MULTI-CHIP MODULE CONFERENCE, PROCEEDINGS, 1996, : 202 - 207
[30] Gate Delay Ratio Model for unified path delay analysis
Okuda, Yukio
2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 298 - 307

← 1 2 3 4 5 →