On multiple-valued logical functions realized by asynchronous sequential circuits

被引:0
|
作者
Sato, H
机构
关键词
multiple-valued logical function; completeness; asynchronous sequential circuit;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper concerns multiple-valued logical function realized by asynchronous circuit that may have ''feedback loops'' and its completeness problems. The first aim is to give mathematical definition of an asynchronous circuit over multiple-valued logical funcitons and of the realization of multiple-valued logical function by means of an asynchronous circuit. For asynchronous element, the definition of circuit construction and initialization are very sensitive. A slight modification may have a considerable influence on the completeness. We consider three types of completeness (LF-, GS-: NS-completeness) for a set of multiple-valued logical functions. The LF-completeness means completenss of logical functions realized ''loop-free'' cirucit. The GS-completeness means completeness under general initialization assumption. The NS-completeness measn completeness under initialization by input assumption. The second aim is to give a completeness criterion for each type of completeness. This aim is realized for LF-completeness in general case and GS-completeness in ternary case. A completenss criteria for GS-completenss and NS-completeness are given under strong conditions.
引用
收藏
页码:513 / 519
页数:7
相关论文
共 50 条
  • [41] Autosymmetric and Dimension Reducible Multiple-Valued Functions
    Bernasconi, Anna
    Ciriani, Valentina
    JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2014, 23 (3-4) : 265 - 292
  • [42] Algebraic Representation of Asynchronous Multiple-Valued Networks and Its Dynamics
    Luo, Chao
    Wang, Xingyuan
    IEEE-ACM TRANSACTIONS ON COMPUTATIONAL BIOLOGY AND BIOINFORMATICS, 2013, 10 (04) : 927 - 938
  • [43] Max and min functions using multiple-valued recharged semi-floating gate circuits
    Gundersen, H
    Berg, Y
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 857 - 860
  • [44] On the minimization of multiple-valued input binary-valued output functions
    Babu, HMH
    Zaber, MI
    Islam, MR
    Rahman, MM
    34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 321 - 326
  • [45] Development of quantum functional devices for multiple-valued logic circuits
    NEC Corp, Ibaraki, Japan
    Proc Int Symp Mult Valued Logic, (2-8):
  • [46] Multiple-valued logic circuits using resonant tunneling diodes
    Mazumder, P
    WOFE '97 - 1997 ADVANCED WORKSHOP ON FRONTIERS IN ELECTRONICS, PROCEEDINGS, 1996, : 123 - 126
  • [47] A logical model for representing ambiguous states in multiple-valued logic systems
    Takagi, N
    Nakashima, K
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1999, E82D (10): : 1344 - 1351
  • [48] Modified super pass gate for multiple-valued logic circuits
    Kelly, PM
    McGinnity, TM
    Maguire, LP
    ELECTRONICS LETTERS, 2000, 36 (22) : 1834 - 1836
  • [49] Evolutionary strategy for learning multiple-valued logic functions
    Ngom, A
    Simovici, DA
    Stojmenovic, I
    34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 154 - 160
  • [50] Evolutionary strategy for learning multiple-valued logic functions
    Ngom, Alioune
    Simovici, Dan A.
    Stojmenovic, Ivan
    JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2006, 12 (5-6) : 459 - 489