On the minimization of multiple-valued input binary-valued output functions

被引：0
|
作者：
Babu, HMH [1 ]
Zaber, MI [1 ]
Islam, MR [1 ]
Rahman, MM [1 ]
机构：
[1] Univ Dhaka, Dept Comp Sci, Dhaka 1000, Bangladesh
来源：
34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS | 2004年
关键词：
multiple-valued input two-valued output functions; prime implicant; logic minimization; Sum-of-Products (SOPs);
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
The success of the local covering approach to multiple-valued input two-valued output (MVITVO) functions minimization depends vastly on the proper choice of the base minterms from the ON set of the some new techniques to improve the performance of this approach. We have introduced a graph called an enhanced assignment graph (EAG) for the efficient grouping of the Boolean variables. In order to make the best choice of the proper base minterm we have defined a new technique to find the potential canonical cube (PCC) covering it. In this process we have succeeded in finding out the essential primes efficiently which enhances the total computation time and produces better sum of products (SOP).
引用
收藏
页码：321 / 326
页数：6
相关论文
共 50 条
  • [1] A local cover technique for the minimization of multiple-valued input binary-valued output functions
    Caruso, G
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1996, E79A (01) : 110 - 117
  • [2] REDUCED OFFSETS FOR MINIMIZATION OF BINARY-VALUED FUNCTIONS
    MALIK, AA
    BRAYTON, RK
    NEWTON, AR
    SANGIOVANNIVINCENTELLI, A
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (04) : 413 - 426
  • [3] Fast transforms for multiple-valued input binary output PLI logic
    Falkowski, BJ
    Rahardja, S
    [J]. 30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 47 - 52
  • [4] Minimizing ESCT forms for two-variable multiple-valued input binary output functions
    Mizuki, Takaaki
    Mikami, Daizo
    Sone, Hideaki
    [J]. DISCRETE APPLIED MATHEMATICS, 2014, 169 : 186 - 194
  • [5] Cascade realizations of two-valued input multiple-valued output functions using decomposition of group functions
    Sasao, T
    [J]. 33RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2003, : 125 - 132
  • [6] Minimizing AND-EXOR Expressions for Two-Variable Multiple-Valued Input Binary Output Functions
    Mizuki, Takaaki
    Tsubata, Hitoshi
    Nishizeki, Takao
    [J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2010, 16 (1-2) : 197 - 208
  • [7] USING DECISION TREES FOR THE MINIMIZATION OF MULTIPLE-VALUED FUNCTIONS
    LLORIS, A
    GOMEZ, JF
    ROMAN, R
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1993, 75 (06) : 1035 - 1041
  • [8] The output permutation for the multiple-valued logic minimization with universal literals
    Hozumi, T
    Kakusho, O
    Hata, Y
    [J]. 1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 105 - 109
  • [9] Multiple-valued minimization to optimize PLAs with output EXOR gates
    Debnath, D
    Sasao, T
    [J]. 1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 99 - 104
  • [10] Family of fast mixed arithmetic logic transforms for multiple-valued input binary functions
    Rahardja, S
    Falkowski, BJ
    [J]. 1996 26TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1996, : 24 - 29
12345