Family of fast mixed arithmetic logic transforms for multiple-valued input binary functions

被引：3
|
作者：
Rahardja, S [1 ]
Falkowski, BJ [1 ]
机构：
[1] NANYANG TECHNOL UNIV,SCH ELECTR & ELECT ENGN,SINGAPORE 639798,SINGAPORE
来源：
1996 26TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/ISMVL.1996.508331
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页码：24 / 29
页数：6
相关论文
共 50 条
  • [1] Fast mixed linearly independent arithmetic logic transforms for multiple-valued functions
    Rahardja, S
    Falkowski, BJ
    [J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2004, 10 (01) : 73 - 87
  • [2] Fast transforms for multiple-valued input binary output PLI logic
    Falkowski, BJ
    Rahardja, S
    [J]. 30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 47 - 52
  • [3] Family of fast transforms for mixed arithmetic logic
    Rahardja, S
    Falkowski, BJ
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 396 - 399
  • [4] On the minimization of multiple-valued input binary-valued output functions
    Babu, HMH
    Zaber, MI
    Islam, MR
    Rahman, MM
    [J]. 34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 321 - 326
  • [5] Systematic interpretation of redundant arithmetic adders in binary and multiple-valued logic
    Homma, Naofumi
    Aoki, Takafumi
    Higuchi, Tatsuo
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (11): : 1645 - 1654
  • [6] PLI logic for multiple-valued functions
    Falkowski, BJ
    Rahardja, S
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (01): : 7 - 14
  • [7] A single-electron-transistor logic gate family for binary, multiple-valued and mixed-mode logic
    Degawa, K
    Aoki, T
    Higuchi, T
    Inokawa, H
    Takahashi, Y
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (11): : 1827 - 1836
  • [8] Posets of minors of functions in multiple-valued logic
    Lehtonen, Erkko
    Waldhauser, Tamas
    [J]. 2017 IEEE 47TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2017), 2017, : 43 - 48
  • [9] A local cover technique for the minimization of multiple-valued input binary-valued output functions
    Caruso, G
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1996, E79A (01) : 110 - 117
  • [10] Logic expressions of monotonic multiple-valued functions
    Nakashima, K
    Nakamura, Y
    Takagi, N
    [J]. 1996 26TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1996, : 290 - 295
12345