A single-electron-transistor logic gate family for binary, multiple-valued and mixed-mode logic

被引:0
|
作者
Degawa, K [1 ]
Aoki, T
Higuchi, T
Inokawa, H
Takahashi, Y
机构
[1] Tohoku Univ, Dept Math & Comp Sci, Grad Sch Infromat Sci, Sendai, Miyagi 9808579, Japan
[2] Tohoku Inst Technol, Dept Elect, Fac Engn, Sendai, Miyagi 9828577, Japan
[3] NTT Corp, NTT Basic Res Labs, Atsugi, Kanagawa 2430198, Japan
[4] Hokkaido Univ, Grad Sch Informat Sci & Technol, Sapporo, Hokkaido 0600814, Japan
来源
IEICE TRANSACTIONS ON ELECTRONICS | 2004年 / E87C卷 / 11期
关键词
single-electron transistors; multiple-valued logic; quantum devices; logic circuits; parallel counters;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a model-based study of SET (SingleElectron-Transistor) logic gate family for synthesizing binary, MV (Multiple-Nlalued) and mixed-mode logic circuits. The use of SETS combined with MOS transistors allows compact realization of basic logic functions that exhibit periodic transfer characteristics. The operation of basic SET logic gates is successfully confirmed through SPICE circuit simulation based on the physical device model of SETS. The proposed SET logic gates are useful for implementing binary logic circuits, MV logic circuits and binary-NIV mixed-mode logic circuits in a highly flexible manner. As an example, this paper describes design of various parallel counters for carry-propagation-free arithmetic, where MV signals are effectively used to achieve higher functionality with lower hardware complexity.
引用
收藏
页码:1827 / 1836
页数:10
相关论文
共 50 条
  • [1] A single-electron-transistor logic gate family and its application - Part I: Basic components for binary, multiple-valued and mixed-mode logic
    Degawa, K
    Aoki, T
    Higuchi, T
    Inokawa, H
    Takahashi, Y
    34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 262 - 268
  • [2] A single-electron-transistor logic gate family and its application - Part II: Design and simulation of a 7-3 parallel counter with linear summation and multiple-valued latch functions
    Inokawa, H
    Takahashi, Y
    Degawa, K
    Aoki, T
    Higuchi, T
    34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 269 - 274
  • [3] Family of fast mixed arithmetic logic transforms for multiple-valued input binary functions
    Rahardja, S
    Falkowski, BJ
    1996 26TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1996, : 24 - 29
  • [4] Experimental and simulation studies of single-electron-transistor-based multiple-valued logic
    Inokawa, H
    Takahashi, Y
    33RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2003, : 259 - 266
  • [5] A novel floating-gate binary signal to multiple-valued signal converter for multiple-valued CMOS logic
    Berg, Y
    Næss, O
    Aunet, S
    Lomsdalen, J
    Hovin, M
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 579 - 582
  • [6] Novel floating-gate multiple-valued signal to binary signal converters for multiple-valued CMOS logic
    Berg, Y
    Næss, O
    Aunet, S
    Jensen, R
    Hovin, M
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 385 - 388
  • [7] A merged single-electron transistor and metal-oxide-semiconductor transistor logic for interface and multiple-valued functions
    Inokawa, H
    Fujiwara, A
    Takahashi, Y
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2002, 41 (4B): : 2566 - 2568
  • [8] An error correction method for binary and multiple-valued logic
    Winstead, Chris
    Luo, Yi
    Monzon, Eduardo
    Tejeda, Abiezer
    2011 41ST IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2011, : 105 - 110
  • [9] Multiple-valued logic devices using single-electron circuits
    Yamada, T
    Amemiya, Y
    SUPERLATTICES AND MICROSTRUCTURES, 2000, 27 (5-6) : 607 - 611
  • [10] Synthesis of double pass-transistor logic network applied to multiple-valued logic
    Department of Information and Electronic Engineering, Zhejiang University, Hangzhou 310027, China
    不详
    Zhejiang Daxue Xuebao (Gongxue Ban), 2007, 8 (1307-1311+1328):