共 50 条
- [11] Fast algorithm for computing spectral transforms of Boolean and multiple-valued functions on circuit representation [J]. 33RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2003, : 334 - 339
- [14] An error correction method for binary and multiple-valued logic [J]. 2011 41ST IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2011, : 105 - 110
- [15] Algorithm-level interpretation of fast adder structures in binary and multiple-valued logic [J]. ISMVL 2006: 36TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2006, : 11 - +
- [16] Representation of Incompletely Specified Binary and Multiple-Valued Logic Functions by Compact Decision Diagrams [J]. 2012 42ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2012, : 142 - 147
- [17] Evolutionary strategy for learning multiple-valued logic functions [J]. 34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 154 - 160
- [18] Evolutionary strategy for learning multiple-valued logic functions [J]. IC-AI'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOLS I-III, 2001, : 731 - 737