On multiple-valued logical functions realized by asynchronous sequential circuits

被引:0
|
作者
Sato, H
机构
关键词
multiple-valued logical function; completeness; asynchronous sequential circuit;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper concerns multiple-valued logical function realized by asynchronous circuit that may have ''feedback loops'' and its completeness problems. The first aim is to give mathematical definition of an asynchronous circuit over multiple-valued logical funcitons and of the realization of multiple-valued logical function by means of an asynchronous circuit. For asynchronous element, the definition of circuit construction and initialization are very sensitive. A slight modification may have a considerable influence on the completeness. We consider three types of completeness (LF-, GS-: NS-completeness) for a set of multiple-valued logical functions. The LF-completeness means completenss of logical functions realized ''loop-free'' cirucit. The GS-completeness means completeness under general initialization assumption. The NS-completeness measn completeness under initialization by input assumption. The second aim is to give a completeness criterion for each type of completeness. This aim is realized for LF-completeness in general case and GS-completeness in ternary case. A completenss criteria for GS-completenss and NS-completeness are given under strong conditions.
引用
收藏
页码:513 / 519
页数:7
相关论文
共 50 条
  • [21] Maximally Asymmetric Multiple-Valued Functions
    Butler, Jon T.
    Sasao, Tsutomu
    2019 IEEE 49TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2019, : 188 - 193
  • [22] Test generation for multiple faults in multiple-valued logic circuits
    Pan, ZL
    ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 618 - 621
  • [23] Voltage comparator circuits for multiple-valued CMOS logic
    Guo, YB
    Current, KW
    ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2002, : 67 - 73
  • [24] A Formal Approach to Designing Multiple-Valued Arithmetic Circuits
    Saito, Kazuya
    Homma, Naofumi
    Aoki, Takafumi
    JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2015, 24 (1-4) : 21 - 34
  • [25] Posets of minors of functions in multiple-valued logic
    Lehtonen, Erkko
    Waldhauser, Tamas
    2017 IEEE 47TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2017), 2017, : 43 - 48
  • [26] A test algorithm for multiple-valued logic combinational circuits
    Levashenko, V
    Moraga, K
    Kholovinski, G
    Yanushkevich, S
    Shmerko, V
    AUTOMATION AND REMOTE CONTROL, 2000, 61 (05) : 844 - 857
  • [27] SPECIAL ISSUE ON MULTIPLE-VALUED INTEGRATED-CIRCUITS
    HIGUCHI, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (03) : 345 - 346
  • [28] A conjunctive canonical expansion of multiple-valued functions
    Dubrova, E
    Färm, P
    ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2002, : 35 - 38
  • [29] Contribution to the Study of Multiple-valued Bent Functions
    Moraga, Claudio
    Stankovic, Milena
    Stankovic, Radomir S.
    Stojkovic, Suzana
    2013 IEEE 43RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2013), 2013, : 340 - 345
  • [30] Finding composition trees for multiple-valued functions
    Dubrova, EV
    Muzio, JC
    vonStengel, B
    27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 19 - 26