共 47 条
- [1] Electrothermal modelling and characterisation of submicron through-silicon carbon nanotube bundle vias for three-dimensional ICs [J]. MICRO & NANO LETTERS, 2014, 9 (02): : 123 - 126
- [2] Circuit Modeling of Shielded Differential Carbon Nanotube Bundle Filled Through-Silicon Vias [J]. 2020 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO 2020), 2020,
- [3] Electrical Behaviour of Carbon Nanotube Through-Silicon Vias [J]. 2011 15TH IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS (SPI), 2011, : 75 - 78
- [6] Modeling and Characterization of Differential Multibit Carbon-Nanotube Through-Silicon Vias [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (03): : 534 - 537
- [8] Novel TEM applications to characterize through-silicon vias [J]. Proceedings of the 2016 IEEE 23rd International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), 2016, : 144 - 147
- [10] Electrical Modeling of Carbon Nanotube Based Through-Silicon Vias for Three-dimensional ICs [J]. 2016 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS), 2016, : 2594 - 2597