共 50 条
- [2] Electrothermal modelling and characterisation of submicron through-silicon carbon nanotube bundle vias for three-dimensional ICs [J]. MICRO & NANO LETTERS, 2014, 9 (02): : 123 - 126
- [3] Electrical Behaviour of Carbon Nanotube Through-Silicon Vias [J]. 2011 15TH IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS (SPI), 2011, : 75 - 78
- [6] Three-Dimensional Simulation for the Reliability and Electrical Performance of Through-Silicon Vias [J]. 2014 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2014, : 341 - 344
- [7] Improving Performance and Fabrication Metrics of Three-Dimensional ICs by Multiplexing Through-Silicon Vias [J]. 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 925 - 932
- [8] Thermal Analysis of Three-Dimensional ICs, Investigating The Effect of Through-Silicon Vias and Fabrication Parameters [J]. 2013 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2013, : 165 - 168
- [9] Spectral reflectometry for metrology of three-dimensional through-silicon vias [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2014, 13 (01):