Electrical Modeling of Carbon Nanotube Based Through-Silicon Vias for Three-dimensional ICs

被引：0
|
作者：
Zheng, J. [1 ]
Gao, X. [1 ]
Zhao, W. -S. [1 ]
Wang, G. [1 ]
机构：
[1] Hangzhou Dianzi Univ, Key Lab RF Circuits & Syst, Microelect CAD Ctr Sch Elect & Informat, Minist Educ, Hangzhou 310018, Zhejiang, Peoples R China
来源：
2016 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS) | 2016年
基金：
中国国家自然科学基金;
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this work, through-silicon vias (TSV) filled with carbon nanotube (CNT) bundle are investigated based on the equivalent circuit model. The concept of effective complex conductivity is employed for accurately characterizing the impacts of CNT kinetic inductance. The high frequency electrical performance of CNT based TSVs is captured and analyzed. Finally, the TSVs filled with a composite of Cu and CNT are discussed.
引用
收藏
页码：2594 / 2597
页数：4
相关论文
共 50 条
  • [21] Through-Silicon Vias Filled With Densified and Transferred Carbon Nanotube Forests
    Wang, Teng
    Chen, Si
    Jiang, Di
    Fu, Yifeng
    Jeppson, Kjell
    Ye, Lilei
    Liu, Johan
    [J]. IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) : 420 - 422
  • [22] Thermal and mechanical reliability of thermal through-silicon vias in three-dimensional integrated circuits
    Qu, Chenlei
    Dai, Ruoyu
    Zheng, Jieqing
    Hu, Yusheng
    Zhang, Jinhao
    [J]. MICROELECTRONICS RELIABILITY, 2023, 143
  • [23] Copper Anisotropy Effects in Three-Dimensional Integrated Circuits Using Through-Silicon Vias
    Karmarkar, Aditya P.
    Xu, Xiaopeng
    Yeap, Kong-Boon
    Zschech, Ehrenfried
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (02) : 225 - 232
  • [24] Leakage current conduction mechanism of three-dimensional capacitors embedded in through-silicon vias
    Lin, Ye
    Tan, Chuan Seng
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (07)
  • [25] Growth and Fabrication of Carbon-Based Three-Dimensional Heterostructure in Through-Silicon Vias (TSVs) for 3D Interconnects
    Zhu, Ye
    Tan, Chong Wei
    Chua, Shen Lin
    Lim, Yu Dian
    Tay, Beng Kang
    Tan, Chuan Seng
    [J]. 2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [26] Wideband Modeling and Characterization of Differential Through-Silicon Vias for 3-D ICs
    Zhao, Wen-Sheng
    Zheng, Jie
    Liang, Feng
    Xu, Kuiwen
    Chen, Xi
    Wang, Gaofeng
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (03) : 1168 - 1175
  • [27] Electrical Modeling and Analysis of Polymer-Cavity Through-Silicon Vias
    Liu, Xiaoxian
    Zhu, Zhangming
    Yang, Yintang
    Lu, Qijun
    Yin, Xiangkun
    Liu, Yang
    [J]. 2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [28] Characterization of thermal stresses in through-silicon vias for three-dimensional interconnects by bending beam technique
    Ryu, Suk-Kyu
    Jiang, Tengfei
    Lu, Kuan H.
    Im, Jay
    Son, Ho-Young
    Byun, Kwang-Yoo
    Huang, Rui
    Ho, Paul S.
    [J]. APPLIED PHYSICS LETTERS, 2012, 100 (04)
  • [29] Capacitance Expressions and Electrical Characterization of Tapered Through-Silicon Vias for 3-D ICs
    Su, Jinrong
    Wang, Fang
    Zhang, Wenmei
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (10): : 1488 - 1496
  • [30] RF Characterization and Modeling of Through-Silicon Vias
    Sun, X.
    Ryckaert, J.
    Van der Plas, G.
    Beyne, E.
    [J]. 2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
12345