共 50 条
- [1] Electrical Modeling of Carbon Nanotube Based Through-Silicon Vias for Three-dimensional ICs [J]. 2016 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS), 2016, : 2594 - 2597
- [2] Electrothermal Modelling of Novel Through-Silicon Carbon Nanotube Bundle Vias (TS-CNTBV) [J]. 2012 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2012, : 53 - 56
- [4] Improving Performance and Fabrication Metrics of Three-Dimensional ICs by Multiplexing Through-Silicon Vias [J]. 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 925 - 932
- [5] Thermal Analysis of Three-Dimensional ICs, Investigating The Effect of Through-Silicon Vias and Fabrication Parameters [J]. 2013 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2013, : 165 - 168
- [7] Spectral reflectometry for metrology of three-dimensional through-silicon vias [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2014, 13 (01):
- [8] Circuit Modeling of Shielded Differential Carbon Nanotube Bundle Filled Through-Silicon Vias [J]. 2020 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO 2020), 2020,
- [9] Electrical Behaviour of Carbon Nanotube Through-Silicon Vias [J]. 2011 15TH IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS (SPI), 2011, : 75 - 78
- [10] Fabrication and testing of through-silicon vias used in three-dimensional integration [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2008, 26 (06): : 1834 - 1840