Novel architecture of EBC for JPEG2000

被引：0

作者：

Gautam, A ^{[1
]}

Madhuri, AG ^{[1
]}

Khandelwal, P ^{[1
]}

Aditya, KP ^{[1
]}

Desai, M ^{[1
]}

Padma, K ^{[1
]}

Dutt, M ^{[1
]}

Bhatia, R ^{[1
]}

机构：

[1] Dhirubhai Ambani Inst Informat & Commun Technol, Dept VLSI Design, Gandhi Sagar, Gujarat, India

来源：

19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The paper presents a novel architecture of EBC (Embedded Block Coding) for JPEG2000. It presents three speed-up methods: bit-plane parallelization, three stage pipelined architecture of Context Formation block and three stage pipelined architecture of MQ encoder block. The proposed design would consequently enhance the throughput and reduce latency, enabling high speed compression. The synthesis and implementation of the design was clone on 0.13 mu technology using Cadence RTL Compiler.

引用

页码：530 / 533

页数：4

共 50 条

[1] Novel architecture for the JPEG2000 block coder
Freeman, D
Knowles, G
[J]. JOURNAL OF ELECTRONIC IMAGING, 2004, 13 (04) : 897 - 906
[2] An novel FDWT and IDWT architecture for JPEG2000
Zhu, K
Wang, F
Zhou, XF
Zhang, QL
[J]. 2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1641 - 1644
[3] Novel efficient architecture for JPEG2000 entropy coder
Fatemi, O
Asadzadeh, P
[J]. VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2003, PTS 1-3, 2003, 5150 : 818 - 829
[4] Novel high-throughput EBCOT architecture for JPEG2000
Aly, RE
Wilson, B
Bayoumi, MA
[J]. 2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 13 - 16
[5] A high performance JPEG2000 architecture
Andra, K
Chakrabarti, C
Acharya, T
[J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 765 - 768
[6] A scalable embedded JPEG2000 architecture
Zhang, CH
Long, Y
Kurdahi, F
[J]. EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, 2005, 3553 : 334 - 343
[7] EBCOT coprocessing architecture for JPEG2000
Zhang, HK
Fritts, J
[J]. VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2004, PTS 1 AND 2, 2004, 5308 : 1333 - 1340
[8] VLSI architecture of DWT for JPEG2000
Liu, Lei-Bo
Wang, Xue-Jin
Meng, Hong-Ying
Wang, Zhi-Hua
Chen, Hong-Yi
Xia, Yu-Wen
[J]. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2002, 30 (11): : 1609 - 1612
[9] A VLSN architecture of JPEG2000 encoder
Liu, LB
Chen, N
Meng, HY
Zhang, L
Wang, ZH
Chen, HY
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (11) : 2032 - 2040
[10] An efficient architecture for JPEG2000 coprocessor
Wu, BF
Lin, CF
[J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2004, 50 (04) : 1183 - 1189

← 1 2 3 4 5 →