Novel high-throughput EBCOT architecture for JPEG2000

被引:0
|
作者
Aly, RE [1 ]
Wilson, B [1 ]
Bayoumi, MA [1 ]
机构
[1] Univ SW Louisiana, Lafayette, LA 70504 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Embedded block coding with optimized truncation (EBCOT) consumes more than 50% of the processing time in JPEG200 encoding system. Hardware implementation with careful handling for the control nature of tier-1 is essential. Although, some architectures have been developed to speed up the coding operations, they still require a tedious checking mechanism to decide if each sample is eligible or not for coding. In this paper, we propose a novel checking scheme for the three coding passes for EBCOT that works in parallel with the encoding process to achieve the required high throughput. The simulation results show that the proposed architecture increases the throughput by 19% on average compared to other best known architectures.
引用
收藏
页码:13 / 16
页数:4
相关论文
共 50 条
  • [1] High throughput rate EBCOT architecture for JPEG2000
    Chiang, JS
    Chang, CH
    Lin, YS
    Hsieh, CY
    [J]. PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 610 - 613
  • [2] High-throughput MQ Encoder for Pass-Parallel EBCOT in JPEG2000
    Bao, Na
    Jiang, Zhe
    Qi, Zhiheng
    Zhang, Wei
    [J]. 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 410 - 414
  • [3] EBCOT coprocessing architecture for JPEG2000
    Zhang, HK
    Fritts, J
    [J]. VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2004, PTS 1 AND 2, 2004, 5308 : 1333 - 1340
  • [4] A high throughput and memory efficient EBCOT architecture for JPEG2000 in digital camera applications
    Lai, YK
    Chen, LF
    Huang, TL
    [J]. ICCE: 2005 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2005, : 449 - 450
  • [5] High efficiency EBCOT with parallel coding architecture for JPEG2000
    Chiang, Jen-Shiun
    Chang, Chun-Hau
    Hsieh, Chang-Yo
    Hsia, Chih-Hsien
    [J]. EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2006, 2006 (1)
  • [6] High speed memory efficient EBCOT architecture for JPEG2000
    Fang, HC
    Wang, TC
    Lian, CJ
    Chang, TH
    Chen, LG
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 736 - 739
  • [7] High Efficiency EBCOT with Parallel Coding Architecture for JPEG2000
    Jen-Shiun Chiang
    Chun-Hau Chang
    Chang-Yo Hsieh
    Chih-Hsien Hsia
    [J]. EURASIP Journal on Advances in Signal Processing, 2006
  • [8] Parallel high-speed architecture for EBCOT in JPEG2000
    Li, YJ
    Aly, RE
    Bayoumi, MA
    Mashali, SA
    [J]. 2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING, 2003, : 481 - 484
  • [9] A VLSI architecture of EBCOT encoder for JPEG2000
    Liu, LB
    Li, DJ
    Zhang, L
    Wang, ZH
    Chen, HY
    [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 882 - 885
  • [10] A High-Throughput VLSI Architecture Design of Arithmetic Encoder in JPEG2000
    Zhixiong Di
    Yue Hao
    Jiangyi Shi
    Peijun Ma
    [J]. Journal of Signal Processing Systems, 2015, 81 : 227 - 247