Novel architecture of EBC for JPEG2000

被引：0

作者：

Gautam, A ^{[1
]}

Madhuri, AG ^{[1
]}

Khandelwal, P ^{[1
]}

Aditya, KP ^{[1
]}

Desai, M ^{[1
]}

Padma, K ^{[1
]}

Dutt, M ^{[1
]}

Bhatia, R ^{[1
]}

机构：

[1] Dhirubhai Ambani Inst Informat & Commun Technol, Dept VLSI Design, Gandhi Sagar, Gujarat, India

来源：

19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The paper presents a novel architecture of EBC (Embedded Block Coding) for JPEG2000. It presents three speed-up methods: bit-plane parallelization, three stage pipelined architecture of Context Formation block and three stage pipelined architecture of MQ encoder block. The proposed design would consequently enhance the throughput and reduce latency, enabling high speed compression. The synthesis and implementation of the design was clone on 0.13 mu technology using Cadence RTL Compiler.

引用

下载

页码：530 / 533

页数：4

共 50 条

[31] 何谓JPEG2000?
交通信息与安全, 2001, (06) : 19 - 19
[32] An Extension of JPEG XT with JPEG2000
Kobayashi, Hiroyuki
Kiya, Hitoshi
2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2017,
[33] 关于JPEG2000
张仁英
中国印刷物资商情, 2001, (10) : 35 - 38
[34] A high-performance architecture of arithmetic coder in JPEG2000
Pastuszak, G
2004 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXP (ICME), VOLS 1-3, 2004, : 1431 - 1434
[35] High efficiency EBCOT with parallel coding architecture for JPEG2000
Chiang, Jen-Shiun
Chang, Chun-Hau
Hsieh, Chang-Yo
Hsia, Chih-Hsien
EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2006, 2006 (1)
[36] Layered architecture for navigation in JPEG2000 mega-images
Meessen, J
Suenaga, T
Iregui, M
De Vleeschouwer, C
Macq, B
DIGITAL MEDIA: PROCESSING MULTIMEDIA INTERACTIVE SERVICES, 2003, : 92 - 95
[37] Analysis and architecture design for high performance JPEG2000 coprocessor
Wu, BF
Lin, CF
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 225 - 228
[38] A High Throughput JPEG2000 Entropy Decoding Unit Architecture
Liu, Kai
Belyaev, Evgeny
Li, YunSong
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2019, 91 (08): : 899 - 913
[39] A New Pipelined Architecture for JPEG2000 MQ-Coder
Ahmadvand, M.
Ezhdehakosh, A.
WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2012, VOL II, 2012, : 832 - 838
[40] High Efficiency EBCOT with Parallel Coding Architecture for JPEG2000
Jen-Shiun Chiang
Chun-Hau Chang
Chang-Yo Hsieh
Chih-Hsien Hsia
EURASIP Journal on Advances in Signal Processing, 2006

← 1 2 3 4 5 →