Novel architecture of EBC for JPEG2000

被引：0

作者：

Gautam, A ^{[1
]}

Madhuri, AG ^{[1
]}

Khandelwal, P ^{[1
]}

Aditya, KP ^{[1
]}

Desai, M ^{[1
]}

Padma, K ^{[1
]}

Dutt, M ^{[1
]}

Bhatia, R ^{[1
]}

机构：

[1] Dhirubhai Ambani Inst Informat & Commun Technol, Dept VLSI Design, Gandhi Sagar, Gujarat, India

来源：

19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The paper presents a novel architecture of EBC (Embedded Block Coding) for JPEG2000. It presents three speed-up methods: bit-plane parallelization, three stage pipelined architecture of Context Formation block and three stage pipelined architecture of MQ encoder block. The proposed design would consequently enhance the throughput and reduce latency, enabling high speed compression. The synthesis and implementation of the design was clone on 0.13 mu technology using Cadence RTL Compiler.

引用

下载

页码：530 / 533

页数：4

共 50 条

[41] JPEG2000 encoder architecture design with fast EBCOT algorithm
Tsai, TH
Tsai, AT
2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 279 - 282
[42] A partial parallel algorithm and architecture for arithmetic encoder in JPEG2000
Li, YJ
Elgamel, M
Bayoumi, M
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5198 - 5201
[43] Parallel high-speed architecture for EBCOT in JPEG2000
Li, YJ
Aly, RE
Bayoumi, MA
Mashali, SA
2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING, 2003, : 481 - 484
[44] High Parallel VLSI Architecture Design of BPC in JPEG2000
Li, Lintao
Shi, Jiangyi
Di, Zhixiong
2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
[45] High speed memory efficient EBCOT architecture for JPEG2000
Fang, HC
Wang, TC
Lian, CJ
Chang, TH
Chen, LG
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 736 - 739
[46] A High Throughput JPEG2000 Entropy Decoding Unit Architecture
Kai Liu
Evgeny Belyaev
YunSong Li
Journal of Signal Processing Systems, 2019, 91 : 899 - 913
[47] Efficient pass-parallel architecture for EBCOT in JPEG2000
Chiang, JS
Lin, YS
Hsieh, CY
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 773 - 776
[48] A partial parallel algorithm and architecture for arithmetic encoder in JPEG2000
Li, Y. (yxl4444@cacs.louisiana.edu), Circuits and Systems Society, IEEE CASS; Science Council of Japan; The Inst. of Electronics, Inf. and Communication Engineers, IEICE; The Institute of Electrical and Electronics Engineers, Inc., IEEE (Institute of Electrical and Electronics Engineers Inc.):
[49] High efficiency EBCOT with parallel coding architecture for JPEG2000
Chiang, Jen-Shiun
Chang, Chun-Hau
Hsieh, Chang-Yo
Hsia, Chih-Hsien
Eurasip Journal on Applied Signal Processing, 2006, 2006
[50] A novel iterative approach for JPEG2000 error concealment
Atzori, L
Ginesu, G
Raccis, A
Giusto, DD
2004 IEEE 6TH WORKSHOP ON MULTIMEDIA SIGNAL PROCESSING, 2004, : 283 - 286

← 1 2 3 4 5 →