Novel architecture of EBC for JPEG2000

被引：0

作者：

Gautam, A ^{[1
]}

Madhuri, AG ^{[1
]}

Khandelwal, P ^{[1
]}

Aditya, KP ^{[1
]}

Desai, M ^{[1
]}

Padma, K ^{[1
]}

Dutt, M ^{[1
]}

Bhatia, R ^{[1
]}

机构：

[1] Dhirubhai Ambani Inst Informat & Commun Technol, Dept VLSI Design, Gandhi Sagar, Gujarat, India

来源：

19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The paper presents a novel architecture of EBC (Embedded Block Coding) for JPEG2000. It presents three speed-up methods: bit-plane parallelization, three stage pipelined architecture of Context Formation block and three stage pipelined architecture of MQ encoder block. The proposed design would consequently enhance the throughput and reduce latency, enabling high speed compression. The synthesis and implementation of the design was clone on 0.13 mu technology using Cadence RTL Compiler.

引用

下载

页码：530 / 533

页数：4

共 50 条

[21] Design framework for JPEG2000 encoding system architecture
Hayashi, Y
Tsutsui, H
Masuzaki, T
Izumi, T
Onoye, T
Nakamura, Y
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 740 - 743
[22] A high performance MQ encoder architecture in JPEG2000
Liu, Kai
Zhou, Yu
Li, Yun Song
Ma, Jian Feng
INTEGRATION-THE VLSI JOURNAL, 2010, 43 (03) : 305 - 317
[23] A High Performance MQ Decoder Architecture in JPEG2000
Horrigue, Layla
Saidani, Taoufik
Ghodhbane, Refka
Atri, Mohamed
2014 WORLD CONGRESS ON COMPUTER APPLICATIONS AND INFORMATION SYSTEMS (WCCAIS), 2014,
[24] Scalable design framework for JPEG2000 system architecture
Tsutsui, H
Masuzaki, T
Hayashi, Y
Taki, Y
Izumi, T
Onoye, T
Nakamura, Y
ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2004, 3189 : 296 - 308
[25] DICOM/JPEG2000 CLIENT/SERVER ARCHITECTURE IMPLEMENTATION
Dragan, Dinu
Ivetic, Dragan
ENVIRONMENTAL, HEALTH AND HUMANITY ISSUES IN THE DOWN DANUBIAN REGION: MULTIDISCIPLINARY APPROACHES, 2009, : 25 - 33
[26] High throughput rate EBCOT architecture for JPEG2000
Chiang, JS
Chang, CH
Lin, YS
Hsieh, CY
PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 610 - 613
[27] A HIGH-PERFORMANCE ARCHITECTURE OF JPEG2000 ENCODER
Modrzyk, Damian
Staworko, Michal
19TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO-2011), 2011, : 569 - 573
[28] Efficient memory architecture for JPEG2000 entropy codec
Sugano, Hiroki
Tsutsui, Hiroshi
Masuzaki, Takahiko
Onoye, Takao
Ochi, Hiroyuki
Nakamura, Yukihiro
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2881 - 2884
[29] Novel wavelet base choice in JPEG2000
Wang, QH
Mo, YL
Han, CM
VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2003, PTS 1-3, 2003, 5150 : 785 - 790
[30] A Novel Decoder Architecture for Error Resilient JPEG2000 Applications Based on MQ Arithmetic
Zezza, S.
Masera, G.
Nooshabadi, S.
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 902 - 905

← 1 2 3 4 5 →