On potential fault detection in sequential circuits

被引:2
|
作者
Rudnick, EM
Patel, JH
Pomeranz, I
机构
关键词
D O I
10.1109/TEST.1996.556956
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
During fault simulation, an approximation frequently used in practice is to declare a fault to be detected after it has been potentially detected a predetermined number of times. This approximation may lead to declaring a fault detected when in fact the fault will not be detected during a standard test application process. We propose an alternative measure of fault detection for potentially detected faults, that is easy to compute, yet its accuracy is significantly higher than the measure based on the number of times a fault is potentially detected. Experimental results are shown to support the accuracy of the new measure.
引用
收藏
页码:142 / 149
页数:8
相关论文
共 50 条
  • [31] FPGA based fault emulation of synchronous sequential circuits
    Ellervee, P
    Raik, J
    Tihhomirov, V
    Ubar, R
    22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 59 - 62
  • [32] Parallel sequence fault simulation for synchronous sequential circuits
    Industrial Technology Research Inst, Hsinchu, Taiwan
    J Electron Test Theory Appl JETTA, 3 (267-277):
  • [33] Testable path delay fault cover for sequential circuits
    Krstic, A
    Chakradhar, ST
    Cheng, KT
    EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, 1996, : 220 - 226
  • [34] Testable design of sequential circuits with improved fault efficiency
    Das, DK
    Bhattacharya, BB
    Ohtake, S
    Fujiwara, H
    VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, : 128 - 133
  • [35] A concurrent fault simulation for crosstalk faults in sequential circuits
    Phadoongsidhi, M
    Le, KT
    Saluja, KK
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 182 - 187
  • [36] Diagnostic simulation of sequential circuits using fault sampling
    Venkataraman, S
    Fuchs, WK
    Patel, JH
    ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 476 - 481
  • [37] Reduction of fault latency in sequential circuits by using decomposition
    Levin, Ilya
    Abramov, Benjamin
    Ostrovsky, Vladimir
    DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 261 - 269
  • [38] HySim: Hybrid fault simulation for synchronous sequential circuits
    Kim, K
    Saluja, KK
    VLSI DESIGN, 1996, 4 (03) : 181 - 197
  • [39] Testable path delay fault cover for sequential circuits
    Krstic, A
    Chakradhar, ST
    Cheng, KT
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2000, 16 (05) : 673 - 686
  • [40] Optimal error detection circuits for sequential circuits with observable states
    Goessel, M.
    Proceedings of the International GI/ITG/GMA Conference, 1991,