On potential fault detection in sequential circuits

被引:2
|
作者
Rudnick, EM
Patel, JH
Pomeranz, I
机构
关键词
D O I
10.1109/TEST.1996.556956
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
During fault simulation, an approximation frequently used in practice is to declare a fault to be detected after it has been potentially detected a predetermined number of times. This approximation may lead to declaring a fault detected when in fact the fault will not be detected during a standard test application process. We propose an alternative measure of fault detection for potentially detected faults, that is easy to compute, yet its accuracy is significantly higher than the measure based on the number of times a fault is potentially detected. Experimental results are shown to support the accuracy of the new measure.
引用
收藏
页码:142 / 149
页数:8
相关论文
共 50 条
  • [41] MULTIPLE FAULT DETECTION IN SINGLE CIRCUITS
    TOMFELD, YL
    KHALCHEV, VF
    AUTOMATION AND REMOTE CONTROL, 1975, 36 (03) : 461 - 468
  • [42] Fault detection for Sequential Interindustry Models
    Arsenos, P. I.
    Fragkoulis, D. G.
    Koumboulis, F. N.
    2012 IEEE 17TH CONFERENCE ON EMERGING TECHNOLOGIES & FACTORY AUTOMATION (ETFA), 2012,
  • [43] Undetectable fault removal of sequential circuits based on unreachable states
    Yotsuyanagi, H
    Kinoshita, K
    16TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1998, : 176 - 181
  • [44] SCINDY: Logic crosstalk delay fault simulation in sequential circuits
    Phadoongsidhi, M
    Saluja, KK
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 820 - 823
  • [45] DFSIM: A gate-delay fault simulator for sequential circuits
    Cavallera, P
    Girard, P
    Landrault, C
    Pravossoudovitch, S
    EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 79 - 87
  • [46] Delay fault diagnosis in sequential circuits based on path tracing
    Girard, P
    Landrault, C
    Pravossoudovitch, S
    Rodriguez, B
    INTEGRATION-THE VLSI JOURNAL, 1995, 19 (03) : 199 - 218
  • [47] DELAY-FAULT PROPAGATION IN SYNCHRONOUS SEQUENTIAL-CIRCUITS
    CAVALLERA, P
    GIRARD, P
    LANDRAULT, C
    PRAVOSSOUDOVITCH, S
    ELECTRONICS LETTERS, 1994, 30 (10) : 765 - 767
  • [48] Statistical delay fault coverage estimation for synchronous sequential circuits
    Intel Corp, Folsom, United States
    J Electron Test Theory Appl JETTA, 3 (239-254):
  • [49] Fault simulation method for crosstalk faults in synchronous sequential circuits
    Itazaki, N
    Idomoto, Y
    Kinoshita, K
    PROCEEDINGS OF THE TWENTY-SIXTH INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, 1996, : 38 - 43
  • [50] Effective path selection for delay fault testing of sequential circuits
    Chakraborty, TJ
    Agrawal, VD
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 998 - 1003