VHDL - Mentor masters graphical entry for VHDL/Verilog

被引:0
|
作者
Mann, D
机构
来源
ELECTRONIC ENGINEERING | 1997年 / 69卷 / 843期
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:27 / 27
页数:1
相关论文
共 50 条
  • [31] Interoperability of Verilog/VHDL procedural language interfaces to build a mixed language GUI
    Martinolle, F
    Dawson, C
    Corlette, D
    Floyd, M
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 788 - 789
  • [32] VHDL, VERILOG-HDL, AND UDL I-FEATURE DESCRIPTION AND ANALYSIS
    SANKARSHANAN, PN
    KOBAYASHI, H
    KUKKAL, P
    KANBARA, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1993, E76D (09) : 1055 - 1065
  • [33] 基于Verilog和VHDL的状态机设计技术
    纪勇
    电脑知识与技术, 2012, 8 (24) : 5897 - 5898+5912
  • [34] Verilog到VHDL翻译器的设计与实现
    安健
    吴悦
    杨洪斌
    李俊红
    计算机工程与设计, 2005, (10) : 2695 - 2697
  • [35] Intellectual Property Protection (IPP) using Obfuscation in C, VHDL, and Verilog Coding
    Meyer-Baese, Uwe
    Castillo, Encarni
    Botella, Guillermo
    Parrilla, L.
    Garcia, Antonio
    INDEPENDENT COMPONENT ANALYSES, WAVELETS, NEURAL NETWORKS, BIOSYSTEMS, AND NANOENGINEERING IX, 2011, 8058
  • [36] A formal semantics for Verilog-VHDL simulation interoperability by abstract state machine
    Sasaki, H
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 353 - 357
  • [37] Automatic Generation of Graphical User Interfaces for VHDL based Controllers
    Moutinho, Filipe
    Pereira, Fernando
    Gomes, Luis
    2011 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2011,
  • [38] USING ORCAD SCHEMATIC ENTRY FOR GENERATING VHDL STRUCTURAL DESCRIPTIONS
    AGOTAI, I
    KERESZTES, P
    MICROELECTRONICS JOURNAL, 1994, 25 (03) : 215 - 218
  • [40] VHDL design-entry tool adds block editing
    Lipman, J
    EDN, 1999, 44 (08) : 14 - 14