VHDL - Mentor masters graphical entry for VHDL/Verilog

被引：0
|
作者：
Mann, D
机构：
来源：
ELECTRONIC ENGINEERING | 1997年 / 69卷 / 843期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：27 / 27
页数：1
相关论文
共 50 条
  • [41] VHDL/S - INTEGRATING STATECHARTS, TIMING DIAGRAMS, AND VHDL
    HELBIG, J
    SCHLOR, R
    DAMM, W
    DOHMEN, G
    KELB, P
    MICROPROCESSING AND MICROPROGRAMMING, 1993, 38 (1-5): : 571 - 580
  • [42] VHDL - Code coverage tool for VHDL ports to Windows
    Mann, D
    ELECTRONIC ENGINEERING, 1996, 68 (839): : 27 - 27
  • [43] 分组算法模块的VHDL和VERILOG实现及其比较研究
    许萍
    程代伟
    龙束媛
    通信技术, 2008, 41 (12) : 353 - 354+357
  • [44] HDL basic training: Top-down chip design using verilog and VHDL
    Smith, DJ
    EDN, 1996, 41 (22) : 103 - &
  • [45] VHDL supports
    Ibrahim, Said H.
    WMSCI 2005: 9th World Multi-Conference on Systemics, Cybernetics and Informatics, Vol 10, 2005, : 55 - 61
  • [46] VHDL - THE LANGUAGE
    LIPSETT, R
    MARSCHNER, E
    SHAHDAD, M
    IEEE DESIGN & TEST OF COMPUTERS, 1986, 3 (02): : 28 - 41
  • [47] INTEGRATING VHDL
    DACOSTA, RM
    HIGH PERFORMANCE SYSTEMS-THE MAGAZINE FOR TECHNOLOGY CHAMPIONS, 1989, 10 (02): : 75 - &
  • [48] Designing with VHDL
    Malcolm, A
    ELECTRONICS WORLD, 2002, 108 (1793): : 47 - 50
  • [49] AND THE WINNER IS ... VHDL
    COELHO, D
    HIGH PERFORMANCE SYSTEMS-THE MAGAZINE FOR TECHNOLOGY CHAMPIONS, 1990, 11 (06): : 14 - 14
  • [50] VHDL MOTIVATION
    DEWEY, A
    GADIENT, A
    IEEE DESIGN & TEST OF COMPUTERS, 1986, 3 (02): : 12 - 16
12345