Intellectual Property Protection (IPP) using Obfuscation in C, VHDL, and Verilog Coding

被引:2
|
作者
Meyer-Baese, Uwe [1 ]
Castillo, Encarni [2 ]
Botella, Guillermo [1 ]
Parrilla, L. [2 ]
Garcia, Antonio [2 ]
机构
[1] Florida State Univ, Dept E&C Eng, Tallahassee, FL 32310 USA
[2] Univ Granada, Dpto Elect Technol Computadores, E-18071 Granada, Spain
关键词
FPGA; IPP; Obfuscation; VHDL; Verilog; ANSI-C;
D O I
10.1117/12.884142
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
One of the big challenges in the design of embedded systems today is how to combine design reuse and intellectual property protection (IPP). Strong IP schemes such as hardware dongle or layout watermarking usually have a very limited design reuse for different FPGA/ASIC design platforms. Some techniques also do not fit well with protection of software in embedded microprocessors. Another approach to IPP that allows an easy design reuse and has low costs but a somehow reduced security is code "obfuscation." Obfuscation is a method to hide the design concept, or program algorithm included in the C or HDL source by using one or more transformations of the original code. Obfuscation methods include, for instance, renaming identifiers, removing comments or formatting of the code. More sophisticated obfuscation methods include data splitting or merging, and control flow changes. This paper shows strength and weakness of method obfuscating C, VHDL and Verilog code.
引用
收藏
页数:12
相关论文
共 31 条
  • [1] Obfuscation as intellectual rights protection in VHDL language
    Brzozowski, Maciej
    Yarmolik, Vyacheslav N.
    6TH INTERNATIONAL CONFERENCE ON COMPUTER INFORMATION SYSTEMS AND INDUSTRIAL MANAGEMENT APPLICATIONS, PROCEEDINGS, 2007, : 337 - +
  • [2] INTELLECTUAL PROPERTY RIGHTS (IPR) AND MECHANISMS FOR INTELLECTUAL PROPERTY PROTECTION (IPP): A REVIEW
    Dogra, Rahul
    Dhiman, Vijay
    Gupta, Nipun
    INTERNATIONAL JOURNAL OF PHARMACEUTICAL SCIENCES AND RESEARCH, 2012, 3 (11): : 4045 - 4056
  • [3] Using C to give Verilog and VHDL a boost
    Kelf, D
    COMPUTER DESIGN, 1996, 35 (08): : 76 - &
  • [4] IPP@HDL: Efficient intellectual property protection scheme for IP cores
    Castillo, Encarnacion
    Meyer-Baese, Uwe
    Garcia, Antonio
    Parrilla, Luis
    Lloris, Antonio
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (05) : 578 - 591
  • [6] The Digital Video Frame Obfuscation Method in Consideration of Human Visual System for Intellectual Property Protection and Authentication
    Bu, Heehyung
    Kim, Jonghwa
    Kim, Sungho
    FRONTIER AND INNOVATION IN FUTURE COMPUTING AND COMMUNICATIONS, 2014, 301 : 37 - 42
  • [7] A hardware intellectual property protection scheme based digital compression coding technology
    Xiao, Lijun
    Huang, Weihong
    Deng, Han
    Xiao, Weidong
    4TH IEEE INTERNATIONAL CONFERENCE ON SMART CLOUD (SMARTCLOUD 2019) / 3RD INTERNATIONAL SYMPOSIUM ON REINFORCEMENT LEARNING (ISRL 2019), 2019, : 75 - 79
  • [8] Intellectual Property Protection using Blockchain and Digital Watermarking
    Bhadauria, Saumya
    Kumar, Pranjal
    Mohanty, Tamanna
    2021 IEEE INTERNATIONAL CONFERENCE ON ADVANCED NETWORKS AND TELECOMMUNICATIONS SYSTEMS (IEEE ANTS), 2021,
  • [9] INTELLECTUAL PROPERTY (IP) PROTECTION USING WATERMARKING AND FINGERPRINTING TECHNIQUES
    Leitao, Flavia
    PROCEEDINGS OF THE 2016 2ND INTERNATIONAL CONFERENCE ON APPLIED AND THEORETICAL COMPUTING AND COMMUNICATION TECHNOLOGY (ICATCCT), 2016, : 433 - 438
  • [10] Intellectual property protection of sequential circuits using digital watermarking
    Subbaraman, Shaila
    Nandgawe, P. S.
    2006 INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2006, : 556 - +