Optimizing power efficiency for 3D stacked GPU-in-memory architecture

被引:8
|
作者
Wen, Wen [1 ]
Yang, Jun [1 ]
Zhang, Youtao [2 ]
机构
[1] Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA USA
[2] Univ Pittsburgh, Dept Comp Sci, Pittsburgh, PA USA
基金
美国国家科学基金会;
关键词
GPU; Stacked memory; NoC; Power efficiency; FUTURE;
D O I
10.1016/j.micpro.2017.01.005
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the prevalence of data-centric computing, the key to achieving energy efficiency is to reduce the latency and energy cost of data movement. Near data processing (NDP) is a such technique which, instead of moving data around, moves computing closer to where data is stored. The emerging 3D stacked memory brings such opportunities for achieving both high power-efficiency as well as less data movement overheads. In this paper, we exploit power efficient NDP architectures using the 3D stacked memory. We integrate the programmable GPU streaming multiprocessors into the NDP architectures, in order to fully exploit the bandwidth provided by 3D stacked memory. In addition, we study the tradeoffs between area, performance and power of the NDP components, especially the NoC designs. Our experimental results show that, compared to traditional architectures, the proposed GPU based NDP architectures can achieve up to 43.8% reduction in EDP and 41.9% improvement in power efficiency in terms of performance-per-Watt. (C) 2017 Elsevier B.V. All rights reserved.
引用
收藏
页码:44 / 53
页数:10
相关论文
共 50 条
  • [21] Power and thermal modeling approach for homogeneously stacked butterfly fat tree architecture in 3D ICs
    Durrani, Yaseer Arafat
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2018, 31 (05)
  • [22] Temperature Aware Thread Migration in 3D Architecture with Stacked DRAM
    Zhao, Dali
    Homayoun, Houman
    Veidenbaum, Alex V.
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 80 - 87
  • [23] Design consideration of a 3D stacked power supply on chip
    Ono, Kota
    Hiura, Kengo
    Matsumoto, Sathoshi
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1276 - 1282
  • [24] 3D Stacked Power Distribution Considering Substrate Coupling
    Shayan, Amirali
    Hu, Xiang
    Zhang, Wanping
    Cheng, Chung-Kuan
    Engin, A. Ege
    Chen, Xiaoming
    Popovich, Mikhail
    2009 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2009, : 225 - +
  • [25] Power Constraints Test Scheduling of 3D Stacked ICs
    Roy, Surajit Kumar
    Sengupta, Joy Sankar
    Giri, Chandan
    Rahaman, Hafizur
    2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
  • [26] CACTI-3DD: Architecture-level Modeling for 3D Die-stacked DRAM Main Memory
    Chen, Ke
    Li, Sheng
    Muralimanohar, Naveen
    Ahn, Jung Ho
    Brockman, Jay B.
    Jouppi, Norman P.
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 33 - 38
  • [27] On GPU Bus Power Reduction with 3D IC Technologies
    Lee, Young-Joon
    Lim, Sung Kyu
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [28] Parallel Computation of 3D Accurate Power Diagrams on GPU
    Xiao Y.
    Li W.
    Xu S.
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2023, 35 (12): : 1958 - 1965
  • [29] 3D On-Chip Memory for the Vector Architecture
    Funaya, Yusuke
    Egawa, Ryusuke
    Takizawa, Hiroyuki
    Kobayashi, Hiroaki
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 352 - 357
  • [30] A HIGH SPEED LOW POWER NEGATIVE SENSING ARCHITECTURE FOR 3D NAND FLASH MEMORY
    Xiao, Huapeng
    Cao, Kanyu
    Liu, Huijuan
    Wang, Bo
    Jin, Xu
    Wu, Dong
    Wu, Huaqiang
    Qian, He
    2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,