共 50 条
- [22] Temperature Aware Thread Migration in 3D Architecture with Stacked DRAM PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 80 - 87
- [23] Design consideration of a 3D stacked power supply on chip 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1276 - 1282
- [24] 3D Stacked Power Distribution Considering Substrate Coupling 2009 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2009, : 225 - +
- [25] Power Constraints Test Scheduling of 3D Stacked ICs 2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
- [26] CACTI-3DD: Architecture-level Modeling for 3D Die-stacked DRAM Main Memory DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 33 - 38
- [27] On GPU Bus Power Reduction with 3D IC Technologies 2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
- [28] Parallel Computation of 3D Accurate Power Diagrams on GPU Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2023, 35 (12): : 1958 - 1965
- [29] 3D On-Chip Memory for the Vector Architecture 2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 352 - 357
- [30] A HIGH SPEED LOW POWER NEGATIVE SENSING ARCHITECTURE FOR 3D NAND FLASH MEMORY 2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,