Optimizing power efficiency for 3D stacked GPU-in-memory architecture

被引:8
|
作者
Wen, Wen [1 ]
Yang, Jun [1 ]
Zhang, Youtao [2 ]
机构
[1] Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA USA
[2] Univ Pittsburgh, Dept Comp Sci, Pittsburgh, PA USA
基金
美国国家科学基金会;
关键词
GPU; Stacked memory; NoC; Power efficiency; FUTURE;
D O I
10.1016/j.micpro.2017.01.005
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the prevalence of data-centric computing, the key to achieving energy efficiency is to reduce the latency and energy cost of data movement. Near data processing (NDP) is a such technique which, instead of moving data around, moves computing closer to where data is stored. The emerging 3D stacked memory brings such opportunities for achieving both high power-efficiency as well as less data movement overheads. In this paper, we exploit power efficient NDP architectures using the 3D stacked memory. We integrate the programmable GPU streaming multiprocessors into the NDP architectures, in order to fully exploit the bandwidth provided by 3D stacked memory. In addition, we study the tradeoffs between area, performance and power of the NDP components, especially the NoC designs. Our experimental results show that, compared to traditional architectures, the proposed GPU based NDP architectures can achieve up to 43.8% reduction in EDP and 41.9% improvement in power efficiency in terms of performance-per-Watt. (C) 2017 Elsevier B.V. All rights reserved.
引用
收藏
页码:44 / 53
页数:10
相关论文
共 50 条
  • [31] Performance and Power Consumption Analysis of Memory Efficient 3D Network-on-Chip Architecture
    Yu, Xiao
    Li, Li
    Zhang, Yuang
    Pan, Hongbing
    He, Shuzhuan
    2013 10TH IEEE INTERNATIONAL CONFERENCE ON CONTROL AND AUTOMATION (ICCA), 2013, : 340 - 344
  • [32] Advanced Device Performance Impact by Wafer Level 3D Stacked Architecture
    Liu, J. C.
    Huang, K. C.
    Chu, Y. H.
    Hung, J. M.
    Change, C. C.
    Wei, Y. L.
    Lin, J. S.
    Kao, M. F.
    Chen, P. T.
    Huang, S. Y.
    Lin, H. C.
    Wang, W. D.
    Chou, Peter
    Lu, C. F.
    Tu, Y. L.
    Shiu, F. J.
    Huang, C. F.
    Lin, C. H.
    Lu, T. H.
    Yaung, D. N.
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [33] FDTD Analysis of 3D Lightning Problems with Material Uncertainties on GPU Architecture
    Pyrialakos, Georgios
    Zygiridis, Theodoros
    Kantarzis, Nikolaos
    Tsiboukis, Theodoros
    2014 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE), 2014, : 577 - 582
  • [34] A 3D Stacked Step-Down Intergrated Power Module
    Liu, Wenbo
    Liu, Yan-Fei
    Wang, Laili
    Malcolm, Doug
    2017 THIRTY SECOND ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2017, : 890 - 897
  • [35] True 3D Packaging Solution for Stacked Vertical Power Devices
    Rouger, N.
    Benaissa, L.
    Widiez, J.
    Imbert, B.
    Gaude, V.
    Verrun, S.
    Crebier, J. C.
    2013 25TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2013, : 97 - 100
  • [36] Scheduling Tests for 3D Stacked Chips under Power Constraints
    Breeta SenGupta
    Urban Ingelsson
    Erik Larsson
    Journal of Electronic Testing, 2012, 28 : 121 - 135
  • [37] Design and Analysis of 3D-MAPS (3D Massively Parallel Processor with Stacked Memory)
    Kim, Dae Hyun
    Athikulwongse, Krit
    Healy, Michael B.
    Hossain, Mohammad M.
    Jung, Moongon
    Khorosh, Ilya
    Kumar, Gokul
    Lee, Young-Joon
    Lewis, Dean L.
    Lin, Tzu-Wei
    Liu, Chang
    Panth, Shreepad
    Pathak, Mohit
    Ren, Minzhen
    Shen, Guanhao
    Song, Taigon
    Woo, Dong Hyuk
    Zhao, Xin
    Kim, Joungho
    Choi, Ho
    Loh, Gabriel H.
    Lee, Hsien-Hsin S.
    Lim, Sung Kyu
    IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (01) : 112 - 125
  • [38] Scheduling Tests for 3D Stacked Chips under Power Constraints
    SenGupta, Breeta
    Ingelsson, Urban
    Larsson, Erik
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (01): : 121 - 135
  • [39] A New Architecture for Power Network in 3D IC
    Chen, Hsien-Te
    Lin, Hong-Long
    Wang, Zi-Cheng
    Hwang, TingTing
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 395 - 400
  • [40] Power Integrity Optimization of 3D Chips Stacked Through TSVs
    Ahmad, Waqar
    Zheng, Li-Rong
    Weeraseker, Roshan
    Chen, Qiang
    Weldezion, Awet Yemane
    Tenhunen, Hannu
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2009, : 105 - 108