共 50 条
- [31] Performance and Power Consumption Analysis of Memory Efficient 3D Network-on-Chip Architecture 2013 10TH IEEE INTERNATIONAL CONFERENCE ON CONTROL AND AUTOMATION (ICCA), 2013, : 340 - 344
- [32] Advanced Device Performance Impact by Wafer Level 3D Stacked Architecture 2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
- [33] FDTD Analysis of 3D Lightning Problems with Material Uncertainties on GPU Architecture 2014 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC EUROPE), 2014, : 577 - 582
- [34] A 3D Stacked Step-Down Intergrated Power Module 2017 THIRTY SECOND ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2017, : 890 - 897
- [35] True 3D Packaging Solution for Stacked Vertical Power Devices 2013 25TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2013, : 97 - 100
- [36] Scheduling Tests for 3D Stacked Chips under Power Constraints Journal of Electronic Testing, 2012, 28 : 121 - 135
- [38] Scheduling Tests for 3D Stacked Chips under Power Constraints JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (01): : 121 - 135
- [39] A New Architecture for Power Network in 3D IC 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 395 - 400
- [40] Power Integrity Optimization of 3D Chips Stacked Through TSVs ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2009, : 105 - 108