共 50 条
- [1] Packaging for 3D Optoelectronic stacked processors [J]. OPTOELETRONIC INTEGRATED CIRCUITS AND PACKAGING III, 1999, 3631 : 142 - 147
- [2] Wafer Level 3D Stacked Technology Solution for Future IoT Devices [J]. 2018 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING AND IMAPS ALL ASIA CONFERENCE (ICEP-IAAC), 2018, : 23 - 26
- [3] Wafer level 3D stacked technology solution for future IoT devices [J]. 2018 International Conference on Electronics Packaging and iMAPS All Asia Conference, ICEP-IAAC 2018, 2018, : 23 - 26
- [4] NUMERICAL AND EXPERIMENTAL DETERMINATION OF TEMPERATURE DISTRIBUTION IN 3D STACKED POWER DEVICES [J]. PROCEEDINGS OF THE ASME INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2017, 2017,
- [5] Towards vertical power device 3D packaging on 8-inch wafer [J]. 2016 28TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2016, : 135 - 138
- [8] Dicing laminated wafer for QFN 3D stacked die packaging [J]. SEMICONDUCTOR PHOTONICS: NANO-STRUCTURED MATERIALS AND DEVICES, 2008, 31 : 202 - +
- [9] A 3D packaging technology for high-density stacked DRAM [J]. 2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 62 - 63
- [10] 3D Current Path in Stacked Devices: Metrics and Challenges [J]. 2011 18TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2011,