True 3D Packaging Solution for Stacked Vertical Power Devices

被引:0
|
作者
Rouger, N. [1 ,2 ]
Benaissa, L. [3 ]
Widiez, J. [3 ]
Imbert, B. [3 ]
Gaude, V. [1 ,2 ]
Verrun, S. [3 ]
Crebier, J. C. [1 ,2 ]
机构
[1] Univ Grenoble Alpes, G2Elab, F-38000 Grenoble, France
[2] CNRS, G2Elab, F-38000 Grenoble, France
[3] CEA, LETI, F-38054 Grenoble, France
关键词
Power device assembly; direct bonding technology; multiple device module; electrical characterization;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents recent advances and breakthroughs of an alternative 3D packaging solution for vertical power devices. Direct bonding technology and trench isolation used for power device islanding are the cornerstone of this scheme of integration. Involving direct copper bonding layers, the technology is used during the mid-process to enable the wafer level bonding of vertical power devices to a joint metallic substrate while optimizing the devices intrinsic performances. Wafer level islanding and interconnect is used to simplify and guarantee the true 3D assembly at module level. This 3D assembly is based on the interconnect of matrices of low side and high side vertical power devices on top of each other. Our technology optimizes component surface height as well as alignments constraints. As a result, the true 3D integration of the active parts for power converters is optimized to the highest possible level, leading to strongly reduced EMI levels and increased switching speed capabilities. Key challenges, both on design, fabrication and implementation are presented, and the first prototypes based on four switching cells of vertical 500V power diodes and MOSFETs are introduced.
引用
收藏
页码:97 / 100
页数:4
相关论文
共 50 条
  • [1] Packaging for 3D Optoelectronic stacked processors
    Marchand, PJ
    Zheng, XZ
    Huang, DW
    Ozguz, V
    Esener, S
    [J]. OPTOELETRONIC INTEGRATED CIRCUITS AND PACKAGING III, 1999, 3631 : 142 - 147
  • [2] Wafer Level 3D Stacked Technology Solution for Future IoT Devices
    Murayama, Takahide
    Sakuishi, Toshiyuki
    Suzuki, Akiyoshi
    Morikawa, Yasuhiro
    [J]. 2018 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING AND IMAPS ALL ASIA CONFERENCE (ICEP-IAAC), 2018, : 23 - 26
  • [3] Wafer level 3D stacked technology solution for future IoT devices
    Murayama, Takahide
    Sakuishi, Toshiyuki
    Suzuki, Akiyoshi
    Morikawa, Yasuhiro
    [J]. 2018 International Conference on Electronics Packaging and iMAPS All Asia Conference, ICEP-IAAC 2018, 2018, : 23 - 26
  • [4] NUMERICAL AND EXPERIMENTAL DETERMINATION OF TEMPERATURE DISTRIBUTION IN 3D STACKED POWER DEVICES
    Morgan, Adam
    Choobineh, Leila
    Fresne, David
    Hopkins, Douglas C.
    [J]. PROCEEDINGS OF THE ASME INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2017, 2017,
  • [5] Towards vertical power device 3D packaging on 8-inch wafer
    Letowski, Bastien
    Widiez, Julie
    Rabarot, Marc
    Vandendacle, William
    Imbert, Bruno
    Rouger, Nicolas
    Crebier, Jean-Christophe
    [J]. 2016 28TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2016, : 135 - 138
  • [6] Creating 3D hardware with stacked 2D devices
    Owain Vaughan
    [J]. Nature Electronics, 2024, 7 : 3 - 3
  • [7] Creating 3D hardware with stacked 2D devices
    Vaughan, Owain
    [J]. NATURE ELECTRONICS, 2024, 7 (01) : 3 - 3
  • [8] Dicing laminated wafer for QFN 3D stacked die packaging
    Abdullah, S.
    Endut, Z.
    Ahmad, I.
    Jalar, A.
    Yusof, S. M.
    [J]. SEMICONDUCTOR PHOTONICS: NANO-STRUCTURED MATERIALS AND DEVICES, 2008, 31 : 202 - +
  • [9] A 3D packaging technology for high-density stacked DRAM
    Kawano, Masaya
    [J]. 2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 62 - 63
  • [10] 3D Current Path in Stacked Devices: Metrics and Challenges
    Kor, H. B.
    Infante, F.
    Perdu, P.
    Gan, C. L.
    Lewis, D.
    [J]. 2011 18TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2011,