A 3D packaging technology for high-density stacked DRAM

被引：0
|
作者：
Kawano, Masaya [1 ]
机构：
[1] NEC Elect, Adv Device Dev Div, Kanagawa 2291198, Japan
来源：
2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS | 2007年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A 3D packaging technology has been developed for high-density stacked DRAM. Highly-doped poly-Si through-silicon vias (TSVs) are used for vertical traces inside silicon and interconnection between DRAM chips to realize a DRAM compatible process. Through optimization of the process conditions and layout design, fast poly-Si filling has been obtained. The entire packaging was carried out at the wafer level by using the so-called SMAFTI technology. A new bump and wiring structure for feedthrough interposer (FTI) has also been developed for fine-pitch and low-cost bonding.
引用
收藏
页码：62 / 63
页数：2
相关论文
共 50 条
  • [1] A 3D packaging technology for 4 Gbit stacked DRAM with 3 Gbps data transfer
    Kawano, M.
    Uchiyama, S.
    Egawa, Y.
    Takahashi, N.
    Kurita, Y.
    Soejima, K.
    Komuro, M.
    Matsui, S.
    Shibata, K.
    Yamada, J.
    Ishino, M.
    Ikeda, H.
    Saeki, Y.
    Kato, O.
    Kikuchi, H.
    Mitsuhashi, T.
    [J]. 2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 326 - +
  • [2] TSV Technology and Challenges for 3D Stacked DRAM
    Lee, Chang Yeol
    Kim, Sungchul
    Jun, Hongshin
    Kim, Kyung Whan
    Hong, Sung Joo
    [J]. 2014 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TECHNOLOGY): DIGEST OF TECHNICAL PAPERS, 2014,
  • [3] 3D Packaging Technology to Realize Miniaturization/High-Density and High-Performance Servers
    Kitada, Hideki
    Akamatsu, Toshiya
    Ishitsuka, Takeshi
    Sakuyama, Seiki
    [J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2017, 53 (02): : 15 - 22
  • [4] High-density 3D packaging technology for CCD micro-camera system module
    Yamada, H
    Togasaki, T
    Kimura, M
    Sudo, H
    [J]. 14TH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, TECHNICAL DIGEST, 2001, : 14 - 17
  • [5] HIGH-DENSITY PACKAGING TECHNOLOGY
    NISHI, Y
    MIZUNO, K
    [J]. ELECTROCOMPONENT SCIENCE AND TECHNOLOGY, 1981, 9 (01): : 3 - 8
  • [6] 3D stacked high density packages with bumpless interconnect technology
    Lin, CWC
    Chiang, SCL
    Yang, TKA
    [J]. 2003 IEEE NUCLEAR SCIENCE SYMPOSIUM, CONFERENCE RECORD, VOLS 1-5, 2004, : 73 - 77
  • [7] High-density 3D packaging sidewall interconnection technology for CCD micro-camera visual inspection system
    Yamada, H
    Togasaki, T
    Kimura, M
    Sudo, H
    [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2003, 86 (08): : 67 - 75
  • [8] Ultra wide bandwidth performance of high-density wiring interposer for 3D packaging
    Kikuchi, K
    Segawa, S
    Jung, ES
    Nemoto, Y
    Umemoto, M
    Nakagawa, H
    Tokoro, K
    Aoyagi, M
    [J]. 54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 630 - +
  • [9] HIGH-DENSITY PACKAGING TECHNOLOGY TREND IN JAPAN
    MIYASHIRO, F
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (08): : 2297 - 2300
  • [10] Ultra-high-speed signal propagation of high-density wiring interposer for 3D packaging
    Kikuchi, K
    Nakagawa, H
    Tokoro, K
    Segawa, S
    Aoyagi, M
    [J]. 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 809 - 813
12345