A 3D packaging technology for high-density stacked DRAM

被引:0
|
作者
Kawano, Masaya [1 ]
机构
[1] NEC Elect, Adv Device Dev Div, Kanagawa 2291198, Japan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A 3D packaging technology has been developed for high-density stacked DRAM. Highly-doped poly-Si through-silicon vias (TSVs) are used for vertical traces inside silicon and interconnection between DRAM chips to realize a DRAM compatible process. Through optimization of the process conditions and layout design, fast poly-Si filling has been obtained. The entire packaging was carried out at the wafer level by using the so-called SMAFTI technology. A new bump and wiring structure for feedthrough interposer (FTI) has also been developed for fine-pitch and low-cost bonding.
引用
收藏
页码:62 / 63
页数:2
相关论文
共 50 条
  • [41] HIGH-DENSITY PACKAGING - INTRODUCTION
    不详
    [J]. ELECTRONIC DESIGN, 1987, 35 (06) : 15 - 15
  • [42] Challenges of Design and Packaging for 3D Stacking with Logic and DRAM dies
    Fukuoka, Kazuki
    Nii, Koji
    Nomura, Takao
    Mori, Ryo
    Ochiai, Toshihiko
    Takayanagi, Koji
    Mori, Kentaro
    Kida, Tsuyoshi
    Morita, Sadayuki
    [J]. 2014 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2014, : 448 - 451
  • [43] Three-dimensional packaging technology for stacked DRAM with 3-Gb/s data transfer
    Kawano, Masaya
    Takahashi, Nobuaki
    Kurita, Yoichiro
    Soejima, Koji
    Komuro, Masahiro
    Matsui, Satoshi
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (07) : 1614 - 1620
  • [44] High-density WGM probes generated by a ChG ring resonator for high-density 3D imaging and applications
    Youplao, Phichai
    Pornsuwancharoen, Nithiroth
    Suwanarat, Suksan
    Chaiwong, Khomyuth
    Jalil, Muhammad Arif
    Amiri, Iraj. S.
    Ali, Jalil
    Singh, Ghanshyam
    Yupapin, Preecha
    Grattan, Kenneth T. V.
    [J]. MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2018, 60 (11) : 2689 - 2693
  • [45] A novel 3D packaging technology for high-reliability applications
    Liu, Mifeng
    Zhou, Yi
    Dai, Jie
    Qiao, Qi
    Wang, Jing
    Chen, Kai
    [J]. 2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [46] A FERROELECTRIC DRAM CELL FOR HIGH-DENSITY NVRAMS
    MOAZZAMI, R
    HU, CM
    SHEPHERD, WH
    [J]. IEEE ELECTRON DEVICE LETTERS, 1990, 11 (10) : 454 - 456
  • [47] Fabrication process for high-density wiring interposer using photosensitive multiblock copolyimide insulation layers for 3D packaging
    Kikuchi, K
    Oosato, H
    Ito, S
    Segawa, S
    Nakagawa, H
    Tokoro, K
    Aoyagi, M
    [J]. PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 461 - 464
  • [48] Fabrication of high-density wiring interposer for 10 GHz 3D packaging using a photosensitive multiblock copolymerized polyimide
    Kikuchi, K
    Segawa, S
    Jung, ES
    Nemoto, Y
    Umemoto, M
    Nakagawa, H
    Tokoro, K
    Aoyagi, M
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2004, 43 (7A): : 4141 - 4145
  • [49] Ultra high-frequency characterization of high-density 3D module
    Mäntysalo, M
    Tanskanen, J
    Ristolainen, EO
    [J]. 54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 242 - 247
  • [50] 10-Gbps signal propagation of high-density wiring interposer using photosensitive polyimide for 3D packaging
    Kikuchi, Katsuya
    Oosato, Hirotaka
    Ito, Sachiko
    Segawa, Shigemasa
    Nakagawa, Hiroshi
    Tokoro, Kazuhiko
    Aoyagi, Masahiro
    [J]. 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1294 - +