Design consideration of a 3D stacked power supply on chip

被引：0
|
作者：
Ono, Kota [1 ]
Hiura, Kengo [1 ]
Matsumoto, Sathoshi [1 ]
机构：
[1] Kyushu Inst Technol, Grad Sch, Kitakyushu, Fukuoka, Japan
来源：
2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018) | 2018年
关键词：
high frequency DC-DC converter; on chip inductor; on chip capacitor; assembry technology; 3D stack power supply on chip;
D O I：
10.1109/ECTC.2018.00196
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In recent years, miniaturization and thinning of the power supply are attracted attentions. In this paper, we discuss the structure for the on-chip inductor and assembly technology suitable for 3D power SoC, which stacks GaN power device, passive devices, control circuit, and driver, based on wafer direct bonding technology and clarified the potential of the high frequency switching applications. We also propose the optimum structure and technology according to the switching frequency based on simulations.
引用
收藏
页码：1276 / 1282
页数：7
相关论文
共 50 条
  • [1] 3D Integration Technology for 3D Stacked Retinal Chip
    Kaiho, Y.
    Ohara, Y.
    Takeshita, H.
    Kiyoyama, K.
    Lee, K-W
    Tanaka, T.
    Koyanagi, M.
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 211 - +
  • [2] Design for 3D Stacked Circuits
    Franzon, P.
    Davis, W.
    Rotenberg, E.
    Stevens, J.
    Lipa, S.
    Nigussie, T.
    Pan, H.
    Baker, L.
    Schabel, J.
    Dey, S.
    Li, W.
    [J]. 2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [3] Inductive links for 3D stacked chip-to-chip communication
    Sun, X.
    Pantano, N.
    Kim, S. W.
    Van der Plas, G.
    Beyne, E.
    [J]. 2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 1215 - 1220
  • [4] An Efficient Lid Design for Cooling Stacked Flip-chip 3D Packages
    Sikka, Kamal
    Wakil, Jamil
    Toy, Hilton
    Liu, Hsichang
    [J]. 2012 13TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM), 2012, : 606 - 611
  • [5] Design Consideration of 3D Power SoC Using Virtual Prototyping
    Furue, Ayano
    Miyasaka, Sinei
    Ogushi, Yusuke
    Yamanishi, Riki
    Matsumoto, Satoshi
    [J]. 2022 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP 2022), 2022, : 155 - 156
  • [6] A Power-Efficient Hierarchical Network-on-Chip Topology for Stacked 3D ICs
    Matos, Debora
    Reinbrecht, Cezar
    Motta, Tiago
    Susin, Altamiro
    [J]. 2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 308 - 313
  • [7] On-Chip PDN Design Effects on 3D Stacked On-Chip PDN Impedance based on TSV Interconnection
    Pak, Jun So
    Kim, Joohee
    Cho, Jonghyun
    Lee, Junho
    Lee, Hyungdong
    Park, Kunwoo
    Kim, Joungho
    [J]. 2010 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGE & SYSTEMS SYMPOSIUM, 2010,
  • [8] Power-Supply-Network Design in 3D Integrated Systems
    Healy, Michael B.
    Lim, Sung Kyu
    [J]. 2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 229 - 234
  • [9] Co-design of Reliable Signal and Power Interconnects in 3D Stacked ICs
    Lee, Young-Joon
    Healy, Mike
    Lim, Sung Kyu
    [J]. PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 56 - 58
  • [10] Power delivery for 3D chip stacks: Physical modeling and design implication
    Huang, Gang
    Bakir, Muhannad
    Naeemi, Azad
    Chen, Howard
    Meindl, James D.
    [J]. ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2007, : 205 - +
12345